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Preface
This report series presents progress on DSN supporting research and technology,
advanced development and engineering, implementation, and operations which
pertain to mission-independent or multiple-mission development as well as to sup-
port of flight projects. Each issue presents material in some, but not all, of the
following categories in the order indicated.
Description of the DSN
Mission Support
Interplanetary Flight Projects
Planetary Flight Projects
Manned Space Flight Project
Advanced Flight Projects
Radio Science
Advanced Engineering
Tracking and Navigational Accuracy Analysis
Communications Systems Research
Communications Elements Research
Supporting Research and Technology
Development and Implementation
Space Flight Operations Facility Development
Ground Communications Facility Development
Deep Space Instrumentation Facility Development
DSN Projects and Systems Development
Operations and Facilities
DSN Operations
Space Flight Operations Facility Operations
Ground Communications Facility Operations
Deep Space Instrumentation Facility Operations
Facility Engineering
In each issue, the part entitled "Description of the DSN" describes the functions
and facilities of the DSN and may report the current configuration of one of the
six DSN systems (tracking, telemetry, command, monitoring, simulation, and opera-
tions control).
The work described in this report series is either performed or managed by the
Tracking and Data Acquisition organization of JPL for NASA.
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DSN Functions and Facilities
N. A. Renzetti
Mission Support Office
The objectives, functions, and organization of the Deep Space Network are sum-
marized. The Deep Space Instrumentation Facility, the Ground Communications
Facility, and the Space Flight Operations Facility are described.
The Deep Space Network (DSN), established by the
NASA Office of Tracking and Data Acquisition under
the system management and technical direction of JPL,
is designed for two-way communications with unmanned
spacecraft traveling approximately 16,000 km (10,000 mi)
from Earth to planetary distances. It supports, or has sup-
ported, the following NASA deep space exploration proj-
ects: Ranger, Surveyor, Mariner Venus 1962, Mariner
Mars 1964, Mariner Venus 67, Mariner Mars 1969, Mariner
Mars 19Y1 (JPL); Lunar Orbiter and Viking (Langley Re-
search Center); Pioneer (Ames Research Center); Helios
(West Germany); and Apollo (Manned Spacecraft Cen-
ter), to supplement the Manned Space Flight Network
(MSFN).
The Deep Space Network is one of two NASA networks.
The other, known as the Spaceflight Tracking and Data
Network, is under the system management and technical
direction of the Goddard Space Flight Center. Its function
is to support manned and unmanned Earth-orbiting and
lunar scientific and communications satellites. Although
the DSN was concerned with unmanned lunar spacecraft
in its early years, its primary objective now and into the
future is to continue its support of planetary and inter-
planetary flight projects. It has been a development objec-
tive that the network capability be kept at the state of the
art of telecommunications and data handling and that it
support as many flight projects as possible with a minimum
of mission-dependent hardware and software. It provides
direct support of each project through that project's track-
ing and data system. This management element, in concert
with the telecommunications and mission operations per-
sonnel of the project, is responsible for the design and
operation of the hardware and software which are re-
quired for the conduct of flight operation. The organiza-
tion and procedures necessary to carry out these activities
are described in Ref. 1.
The DSN function, in supporting a flight project by
tracking the spacecraft, is characterized by six DSN
systems:
(1) DSN Tracking System. Generates radio metric data;
i.e., angles, one- and two-way doppler and range.
(2) DSN Telemetry System. Receives, records, and re-
transmits engineering and scientific data generated
in the spacecraft.
(3) DSN Command System. Sends coded signals to the
spacecraft in order to initiate spacecraft functions
in flight.
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(4) DSN Monitor System. Instruments, transmits, re-
cords, and displays those parameters of the DSN
that measure its performance.
(5) DSN Simulation System. Provides computer-based
facilities in order to test and train network functions
and assist the flight project in carrying out similar
functions for its Mission Operations System.
(6) DSN Operations Control. Provides the hardware
and software, personnel, real-time and non-real-time
operational direction of the network, and primary
interface with the flight projects Mission Operations
personnel.
The facilities needed to carry out these functions have
evolved in three technical areas: (1) the deep space sta-
tions and the telecommunications interface through the
RF link with the spacecraft is known as the Deep Space
Instrumentation Facility (DSIF); (2) the Earth-based
point-to-point voice and data communications from the
stations to the control center is known as the Ground
Communications Facility (GCF); (3) the control center,
both for network control function and mission control
support, is known as the Space Flight Operations Facility
(SFOF).
I. Deep Space Instrumentation Facility
A. Tracking and Data Acquisition Facilities
A world-wide set of deep space stations (DSSs) with
large antennas, low-noise phase-lock receiving systems,
and high-power transmitters provide radio communica-
tions with spacecraft. The DSSs and the deep space com-
munications complexes (DSCCs) they comprise are given
in Table 1.
Radio contact with a spacecraft usually begins when
the spacecraft is on the launch vehicle at Cape Kennedy,
and it is maintained throughout the mission. The early
part of the trajectory is covered by selected network sta-
tions of the Air Force Eastern Test Range (AFETR) and
the MSFN of the Goddard Space Flight Center,1 Nor-
mally, two-way communications are established between
the spacecraft and the DSN within 30 min after the space-
craft has been injected into lunar, planetary, or interplan-
etary fligHtTA compatibility test station at Cape Kennedy"
(discussed later) monitors the spacecraft continuously dur-
1The 9-m (30-ft) diam antenna station established by the DSN on
Ascension Island during 1965 to act in conjunction with the MSFN
orbital support 9-m (30-ft) diam antenna station was transferred
to the MSFN in July 1968.
ing the launch phase until it passes over the local horizon.
The deep space phase begins with acquisition by either
DSS 51, 41, or 42. These and the remaining DSSs given
in Table 1 provide radio communications to the end of
the flight.
To enable continuous radio contact with spacecraft, the
DSSs are located approximately 120 deg apart in longi-
tude; thus, a spacecraft in deep space flight is always
within the field-of-view of at least one DSS, and for sev-
eral hours each day may be seen by two DSSs. Further-
more, since most spacecraft on deep space missions travel
within 30 deg of the equatorial plane, the DSSs are located
within latitudes of 45 deg north or south of the equator.
All DSSs operate at S-band frequencies: 2110-2120 MHz
for Earth-to-spacecraft transmission and 2290-2300 MHz
for spacecraft-to-Earth transmission.
To provide sufficient tracking capability to enable use-
ful data returns from around the planets and from the
edge of the solar system, a 64-m (210-ft) diam antenna
network will be required. Two additional 64-m (210-ft)
diam antenna DSSs are under construction at Madrid and
Canberra, which will operate in conjunction with DSS 14
to provide this capability. These stations are scheduled to
be operational by the middle of 1973.
B. Compatibility Test Facilities
In 1959, a mobile L-band compatibility test station was
established at Cape Kennedy to verify flight-spacecraft-
DSN compatibility prior to the launch of the Ranger and
Mariner Venus 1962 spacecraft. Experience revealed the
need for a permanent facility at Cape Kennedy for this
function. An S-band compatibility test station with a 1.2-m
(4-ft) diam antenna became operational in 1965. In addi-
tion to supporting the preflight compatibility tests, this
station monitors the spacecraft continuously during the
launch phase until it passes over the local horizon.
Spacecraft telecommunications compatibility in the de-
sign and prototype development phases was formerly ver-
ified by tests at the Goldstone DSCC. To provide a more
economical means for conducting such work and because
of the increasing use of multiple-mission telemetry and
command equipment by the DSN, a compatibility test
-area-(eTA-)-was-established-at-JPtrin-1968-In-all-essen—
tial characteristics, the configuration of this facility is iden-
tical to that of the 26-m (85-ft) and 64-m (210-ft) diam
antenna stations.
The JPL CTA is used during spacecraft system tests to
establish the compatibility with the DSN of the proof test
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model and development models of spacecraft, and the
Cape Kennedy compatibility test station is used for final
flight spacecraft compatibility validation testing prior to
launch.
II. Ground Communications Facility
The GCF provides voice, high-speed data, wideband
data, and teletype communications between the SFOF
and the DSSs. In providing these capabilities, the GCF
uses the facilities of the worldwide NASA Communica-
tions Network (NASCOM)2 for all long distance circuits,
except those between the SFOF and the Goldstone DSCC.
Communications between the Goldstone DSCC and the
SFOF are provided by a microwave link directly leased
by the DSN from a common carrier.
Early missions were supported by voice and teletype
circuits only, but increased data rates necessitated the
2Managed and directed by the Goddard Space Flight Center.
use of high-speed circuits for all DSSs, plus wideband cir-
cuits for some stations.
III. Space Flight Operations Facility
Network and mission control functions are performed
at the SFOF at JPL. The SFOF receives data from all
DSSs and processes that information required by the
flight project to conduct mission operations. The follow-
ing functions are carried out: (1) real-time processing and
display of radio metric data; (2) real-time and non-real-
time processing and display of telemetry data; (3) simula-
tion of flight operations; (4) near-real-time evaluation of
DSN performance; (5) operations control, and status and
operational data display; and (6) general support such as
internal communications by telephone, intercom, public
address, closed-circuit TV, documentation, and reproduc-
tion of data packages. Master data records of science data
received from spacecraft are generated. Technical areas
are provided for flight project personnel who analyze
spacecraft performance, trajectories, and generation of
commands.
Reference
1. The Deep Space Network, Space Programs Summary 37-50, Vol. II, pp. 15-17.
Jet Propulsion Laboratory, Pasadena, Calif., Mar. 31, 1968.
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Table 1. Tracking and data acquisition stations of the DSN
DSCC Location
Goldstone California
— Australia
Tidbinbilla Australia
— South Africa
Madrid Spain
DSS
Pioneer
Echo
(Venus)8
Mars
Woomera
Wee ma la
(formerly
Tidbinbilla)
Ballimd
(formerly
Booroomba)
Johannesburg
Robledo
Cebreros
Robledo
DSS serial
designation
11
12
13
14
41
42
43
51
61
62
63
Diameter, m (ft)
26 (85)
26 (85)
26 (85)
64(210)
26 (85)
26 (85)
64(210)
26 (85)
26 (85)
26 (85)
64(210)
Antenna
Type of mounting
Polar
Polar
Az-EI
Az-EI
Polar
Polar
Az-EI
Polar
Polar
Polar
Az-EI
Year of initial
operation
1958
1962
1962
1966
1960
1965
Under
construction
1961
1965
1967
Under
construction
*A research-and-development facility used to demonstrate the feasibility of new equipment and methods to be integrated into the operational network.
Besides the 26-m (85-ft) diam az—el-mounted antenna, DSS 13 has a 9-m (30-ft) diam az-el-mounted antenna that is used for testing the design of new
equipment and support of ground-based radio science.
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DSN Monitor Performance Program
J. E. Allen
DSN Engineering and Operations Secfion
This report provides: (1) a general description of the programs used by DSN
monitor analysts in the generation of the weekly and monthly performance sum-
mary reports, and (2) the format guide used by the DSN real-time analyst to assist
in interpreting the formatted data.
I. Introduction
The DSN monitor system has the responsibility of re-
porting the performance of the DSN and to ensure that
each element of the DSN is properly configured for
anomaly-free data flow.
To assist the DSN monitor analysts in the performance
of their duties, the Summary Performance Report and the
Digital Television (DTV) Format Guide programs were
developed and are used to supplement the manual collec-
tion of data for analysis and to make real-time determina-
tion of the DSN configuration status.
II. Summary Performance Report
Prior to March 1, 1972 the DSN Monitor Weekly and
Monthly Performance Report was manually generated
and consumed two man days per week for the output. The
report contained a listing of the tracking time per deep
space station, two-way lock time, number of commands
transmitted to the spacecraft from each station, and
graphs of the receiver's residual signal strength (AGC)
and signal-to-noise ratio (SNR). Additionally, it contained
the up time and down time of the 360/75 computer, the
3100 computer, and DSIFs digital instrumentation sys-
tem (DIS).
To reduce the man hours involved in the generation of
the Summary Performance Report, the function was com-
puterized. The computerized version proved to be more
reliable and more dynamic in response to new require-
ments. The net results were a more meaningful report to
the users.
In real-time, the data are collected and coded for key-
punching and become the data base for the Traceability
and Reporting Program (TRP), which is a file manage-
ment program providing user visibility in near real-time
and/or in an archival mode of data generated by DSN
system (Ref. 1).
The program operates on either the 360/75 or 370/155
system. The information is retained within the program
and retrieved on command. Depending on the require-
ments, the data are collected, combined, computed, and
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processed according to the pre-established algorithm
within the program. The data can be organized into the
format desired and extracted on an independent time
base, e.g., weekly basis, daily, monthly or cumulative.
Presently the Summary Performance Report is DSN
monitor-based, but the provision exists to include DSN
tracking, DSN telemetry, and DSN command parameters.
The next evaluation of the software program will include
parameters from the above three systems and will contain
DSN network data on both quantity and quality of data
generated within the DSN.
Since the initiation of the automatic generation of the
DSN Performance Summary Report, the report users state
that they have a better understanding of the DSN, and
that they have been able to increase the reliability of their
individual system.
See Fig. 1 for an example of the summary performance
report generated by the DSN monitor analyst.
Since the requirements for each project are different,
the DSN Monitor Performance Summary Report must
necessarily be dynamic. The intent is to continue to up-
date the report so that it can serve the needs of each
project and DSN management, and provide greater visi-
bility of the DSN and the total support provided by the
DSN to the various projects.
III. Format Guide
Within the DSN, the data available through DTV are
processed by the DSN Monitor Program operating in the
360/75 Real-Time Software Programs.
The Monitor System is responsible for the output of the
DSN DTV Software and the validity of the data extracted
and displayed via DTV Formats. Therefore, a guide was
generated showing the definition of the mnemonics used
for each format, the High Speed Data (HSD) location, and
the algorithm used to generate the displayed parameters.
A software program was generated with a dynamic data
base to operate in the Univac 1108 computer. The pro-
gram has the capability to be updated as changes to the
formats are made and to include any new formats that are
generated within the DSN systems. As updates are made
to the software, a new publication of the "format guide"
is made available to Monitor data users.
The "format guide" shows the contents of each format.
Presently there are 39 operational formats in use by the
DSN. Specifically, the guide shows mnemonic and mne-
monic definition, display, data source, word and bit loca-
tion within the HSD block of the displayed parameter.
With this information, each user can determine if the
formats are being processed correctly. In the event that
errors show up, the users are encouraged to generate a
Discrepancy Report on the erroneous format or parameter
within the formats. In this way changes can be initiated
to correct format deficiencies.
The DTV format guide program allows the user to gen-
erate up to 20 copies of either a single DTV format defini-
tion or the entire DTV format catalog. This capability is
available to anyone who is familiar with the program.
The program provides the user the ability to edit the
DTV format catalog from an 1108 demand terminal. The
editing capability includes the provision to add new for-
mats, change parameters within an individual format, and
change the algorithm that generates a particular param-
eter display. See Table 1 for an example of the program
output.
Reference
1. Miccio, J. A., "DSN Traceability and Reporting Program: Micrographic Appli-
cation," in The Deep Space Network Progress Report, Technical Report 32-1526,
JPL TECHNICAL REPORT 32-1526, VOL. IX
Ta
bl
e
 
1.
 
E
xa
m
pl
e
 
o
f p
ro
gr
am
 
o
u
tp
ut
e
CD
a
a:
O$•
¥iu
a:
O
</»
D
IS
PL
AY
 
D
AT
A
Z
0
1—
z
U-
UJ
Q
U
Z
o
UJ
5
a *a *
r- .......
a* a- * oo ooo o o a- ;*• .* 3- a- a * cu co f^ in^m (^ «H r^ CM CM <M <M
1 II II 1 1 1 1 III III 1 1 1 1 1 1 1 It K- IT 1 1 1 | 1 | u- | ......
\fU\lf.lf.
c-to \ch- c «-i c c c c ccc acrc r c c c c a cr a c* cr c c r c a c c c c cc cc cc <r cc
ro
in inin ini/i ini/iinui ininin i/iinin in in in in in in 1/1 inin in 1/1 in in 1/1 in in 1/1 in in in ui in in
X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X
cc cccc cc cc cc cc cc cc cc cc cc cc cc cc ct cc cc ct cc cc cc 'cc cc o: cc cc or or ct cc cc c: cc cc cc cc cc
U ULJ ULU UJUJUJliJ UJLJLJ UJUJUJ UJUUJUJUJUJLJ- UJUJ UJUJUJUIUJUJLJ UJUJUJUJLULiJUJ
o. cia ao. a a CL a. Q .aa a a a. 0.0.0.0.0.0.0. a. a. t i a o a a G Q , an. a c a. a a
z z z z
z z z z
Z Z Z Z K)
z z i- r r r r cc
Z Z 3 O
Z - Z ^ ^ Z - C C C C C C C C C '
• • in*OtO CCOD CC D Q X O O O O C M CCQQ OO<
z z: i i • o cu • < u w < u >-i z » < uj >-i oss
ZZ- t - + ^ C V d - f O Z£3 ZS3 2 S 3 K Z S S Z2i - - * • + + + - ZSS 21-U
Xl-
ID rt CM
u cc cc
CC UJ UJ1- > =>in •-! w
^H ^H -H O UJ UJ
_l -H ^  o ^  o o
<t l-tO«-4^4rH CM LJ UJ
Z O *-!«-* -H CC CC
ID •• CC CC 1 1
>-t ID UJ LJ
U ) t - l > > X ^ C J ^ H C O »HO«H
> O O UJ UJ • 3 O —1 -H -H O — 1 ^ ( > > > > _ l l - l <
i - i C C CC C C ' Q
 M M 1-1 i - i < 3 •• 1— ••
L J C C I - • • Z " " U J L U L J L J ^ a O l / l l D
O UJ >-! ICD <ICD >- O O O O C C Q Z i - i •-•
L U . - I C M - H C M C O ^ M CQi-l -1 L J L J L J L U O M « r U - ZLL
CC U t-U. U. Z CC CE CCCC CC I/) CQ Z OZ
C C C C t / l C C C C I OZ CuZ O •• l/l (XLJ O *-*O
UJ LJ < LU LU I wO .OO CC 3 - I L J C C Q . O t-O
Z>>I>>(- 30 OO «H LJ 1- < O <
O i-i "-i Q. l-i 11 Q Q _l > CO < 3 UJ UJ O 1- -I t-
M UJ Ul UJ Ul >H Zl— 1- U S. t— C C Q _ l _ l _ l > - i 3i-i
1— O O O O O 3 «Ii-i • r-i w CC 3 l/l OMIDCB CO QCQ
< UJ LJ 1-1 UJ UJ Q COCO • CQ Z 01 l/l Z Z CC O
•*- iCCCCH C C C C Z U. ^ C C L J < I < L J S
• O > < C < t O • O O U £ C u J ^ >
QZUJ K C O U > C C . O O ZZQi-i C C
• O l/l < u > _ I L U L U O O O L d UJ
•-i u. >- _j_i»-ii-iso -^
<to a: cc cc o i r - C C ' O C o t D K t — uj H-
Z CC CC LU 1- LJ LJ LJ LJ Z Z < < CC CC «•
O O < t > L J - > ' > > > « Z Z L J Si-iua > - « 2 i-i . M i-i >-i i-iw_iuj in
1— O Z UJ Ul LJ LJ U U J C C C C _ I _ I Q . C D Z
« I < « t O _ l O O O O 3 O O O Q . Z <
t- CL 1— LJ UJ UJ LJ LJ LJ OOUJUJO< CCininm cc t- cc cc cc cc xxaaacc • i-
cc in cc in3 ecu ecu
X U CC Ul CCin u CD it -i i i o o a. _i a
1/1 O Q Q. £ CO U. O « U Ul O Z O
o i n i n i n t — < cc > X X ' Q Q O C C £
«»««
W W < M < M
c  cc cc cc
X X X X
cc ce cc c:
UJ LU LJ U
an. a a.
cu o < cc
o cc cc a
^1 0 rt -H
JPt TECHNICAL REPORT 32-1526, VOL. IX
1
o
2>
o
CO
OO
Q
O£
0
Z
LU
O
CO
1
a.
a
Z
i—
*~Z
11
UJO
U
Z
o
LLJ
5
2,
'H>- iOJ(Vl»H(M«O*H'4CVJ<\ l ( \J
- 1 1 1 1 1 1 1 1 1 1 1
ir
er
—1 K> IO >O IO IO 1 1C IO K5 3- ;t
CO
10
t-l-h-t-t-l-t-l-l-l-KI-
x x x x x x x x x x x x
c c c c c c c r c c c t c i c c c c c c c t c c
a. Q . a a a a . Q . a a a Q . 0 .
•z.
z z z z zz
Z -y -~p ^ "7 ^*£ ^£ ^  <fc ^
z z • z z z
• Z Z Z • Z Z Z _l <\J
E Z • Z • Z • Z Z _J — 1
I-I 1 1 IZI 1 Z Z «I<
z
o
o •-•
— t 1-
^ « UJ
O M O
z > o
M z K a o
1- O < Z Z
< M CC O UI O
z 1-1 i- cc ^  >-«
UJ UJ Z i-i — 1 OUJM h—
E O < > Q . Z Z C C Q O
UJUJE44U.ZUJ
<ce in E ») o o uj
Z) < _l Q (J t/)
ao«cc<a:a::>«
i/i «t o o < _ i_ i cc <c o
uit->-izaa.a-UjQo
i J H- «O O O 1— to
cc cc a: in Z Q Q M H Q
I 1 j, | 1, | \s li 1 li 1 ^ ^ ^
Q.Q. ' JJ lOOOOZOE
o o < < ce <x < cc cc o
o r ^ r y f y » — f^ f i v^ - t— t i
EE in a. o
l/l Q UJ Q O Q O
ujincemt-oi/ joo
CC 1 4 1 OC X 1 UJ CDQ.a.iDioxiDocei's
O O Z Z Q Z X U . Q S
Q Q C C C C K C C t E t — »~O
<M<\)<\J<M«V »H<\JOJ<M-<-HeMfM
t 1 1 1 1 V 1 1 1 1 1 1 1
"" <Virt rt ^, rt
* * * * * * * * * * * * *s f -
HI-l-t-t-l-l-HI-l-KI-l-K
c t r c c c c c t c e e c K c c c r a c c c c o c o :
aa .aaa .ao .a .a .a .a .a .aa
CVI
a.
zz z z z z
/y Ji ± ~7 ^? 7 "*? "7 ^L£. ^ W <&. A. ^  ^ dC. ^
<\1>»- CC C C Z Z Z Z Z Z
-JJK-CC'HO O Z Z Z Z Z Z
OQ O COO. I l l l l l
.0
a
UI O
1/1 *-*
Z l/l O <
OQ Z CC
•-i Z I/)
1/1O Q O UJ
Irt O 2T fr~ trt "
M UJ O »-lE in o _i o
I/) Q UI « Z O
zioz inoozo M
CC K S lf> H- »- M 1- t- <
•t O ^ CC CC CC _J
u i u in ^H < uj
o «£ ui uj uj z inZ H - — iint/)cci/)o*-i
^•ll/l MMUJ'-lMO
a. <xzoor\iO(/)z
UJUI Z ~ -\ O
« J > C C Q O O O O 1-
UJ>-iOlil>-l-CC>-CC
ce uj n. >- ^ ui _i
O (J _l _l (J _l Q <I
UI UI UJ UJ < < Z < O Z
1-1 riuJiDoinoLj—i
o z o inin _iin
<t *t ^ ^ O ^ CM
X DC «-< CM CD CVI O
n jr f> Q n n y ^ Q ^
uc5ucoou>-in_joi-u»-<it-h-ini/)incQ
zz z z z z
^ CM >H cvi ^  rvl 1
a, a. a. < <t < < Q-
o ooini/)oooi— us<>-t-i/>in!DaDi-
i rc r^ec < r e — < v ir %c l~- ec
55555355 5555
1- I- t- t- 1- »- K I- »-!->-»-
c c c r o r c c c c c c c c c c o_ cc cc cc
UllaJUJLUUfUJUJUJ UlUIUJLiJ
a . -aaao .o .Q .OL aa.a.a
cc cc cc cc cc cc cc cc cc cc cc cc
o o o o o o o o oooo
\ \ \ \ *x \ \ \ "V \ ^ ^
in inD r>
H 1-
< <
lA CO LO I/)
^f *^j
i— * i- *:
< l/)O <Il/) U
^ ^ O ^ *~> o
in t- _J in i— _» (/)
•a «t O
s^ ^_ ft- v ^ n ^.
o 10 o oin o <
o o o o t-
_i ^ _j _j ^  _j i/>
O <J
c c o o c c o o ^ ^
UI-IZUI_IZUU
•> >- 3> >- O OMQin>-iQin_i_j
UI O UI O
UEt-L>SH-<<--liijuiMUJuiMina i
ccQcoccacai/ icoa.
u
J — J — J - J _ J ~ J _ J _ J t / )
UI UI UI UI UI'UI UI UI <
z z z z z z z z
Z Z Z ZZ Z ZZ UI
I XX X X XXI •*
OO<JOOO«J<Jl / l
CC Q I/) CC Q l/J >- CO CCQU1Z
CM
a.(_>
1—
CTC<- I<VJ «-i<\i fC^ KJ^
*' * ' »' ^  * * * * * *
Hl-l-l- Hl-l-l- Hh-10 in i/i in inini/)i/i i/iin
X X X X X X X X X X
cc cc cc ct cc cc cc cc cc cc
UJUUJUJ UIUJUJUJ UJUJCL c. Q a a a a a a a
cc ct cc cc cc cc cc cc cc cc
o o o o oooo o o
X X X X X X X X X X
LO
o
»- H
M «t
E t-
"-< l/l I/)
-I 3
l/> Z »-
0>- 0 <
1— (J 1-1 1-
< Z 1- l/»(- UI <
mo_i z
O 3 O rH
ceui Q M a.
UJ CC O 1- O
1- L. E <tKt- _l
«-i a: Q 3in
E U Z.Q <
t/»- <C O
ZM E EU
4 O E E
ce x o z<i- uju a. in
ai/)>-aj Kuiua t-uj
»
^ t\lQ. a.
0 <J
1- r-
JPL TECHNICAL REPORT 32-7526, VOL. /X
TJ
C
o
35
CO
Q
i
UJ
Q£
O
^
Q
>
i
0.
Q
zg
h-
z
r™
IJU
Q
y
z
O
L^U
10 00x0* 0*
L O K O I . ^ i r \ C h - c C c : « H t l l t i l l I I I ! I I
•^ »- •-< «-» w* * e h* If) IT! 1/1 If! •H<- tvO>tOr^
^ ^ c r a o ^ c r c r a ' c r o ^ r f - ^ c r * a # * w'io r 10 3- IT
•
H™ K~ h~ f~ H~ H- H* K~ h~ h"* ^ H~ h~ H~ fr*~ ^  H" H~ H* H" H~ ^ ~ H~
;i/li/>i/>i/)i/)i/)i/)i/)i/)t/)i/)i/ii/jji i/) ui i/l in i/i i/) i/) i/i t/i i/i
o r c E t t c r c t a r c r c E c r c E Q r c e a : or cr cr cc era: a:, a ct o;
UJUJUJUJLUUJLJUJUJLiJLJUJUJ LU LU UJ UJ UJ UJ UJ Ui U) U)
Q- Q Q, QL Q. £L f^ Q_ Q, Q. C L Q . C L G H X O . Q - D. Q. Q. d, t\ C,
Q.
a. CQ a.
_J CM _1
o o o o o o o o o o a » a ^CMI/I
O>HO ^HC\l«HCM XX>-I
x x x x x x x x x x c t s a : ^ ^ w c y ao:<
rt CM «H CM »-l ^  O
— 1 O ^
oo u u •
ct o: o: a: o
inm « » « • u. ^ ^ ^
O 3 1 / 1 rH^CMCM Z I I I( - 1 - 3 K Q. O <x<<:
i/i < < t- u trcca:Q:uj u QQQ
o i— i— <c£o: uj UJUJUJUJQ i/imi/ii-i/ii/i t -oo _i ini/ii/ii/i«t K
4 in }•— ^  UJ *T 4 4 4 it i t»4 (/) ty) i/)(-ecu: « i/i s s s s x m <<i<in o o o: o o ••
l/l 1/1 UJ n w _l 1- >- UJUJUJ£ r i / i i n > o o u j u _ i ^ i Si •s.'s.
l / l O U J u J i - l 2 : Z 2 U J CO <•=£<
o i/i o o in uj M 1-1 z _i s < i/iuii/i
I-I/1OO3U « I U J U J O
< u j o r o : » - u j < < i i / i ini / i • i-] — < _ > Q _ Q . < t a : h ~ f — Z O " ^ t/l>— CDO<D<Jin o (- <<o o i- «J i-it-tnuj
CC <S «I l/l O Q Q >-4 1- >-O UJ U.U.U.-J
>- Q. I- t- UJ (-OHO. • _l Z 2 Z Id
vy ^ ^ uj {jj Q O -^ Q_ *I ^? O ill O O O t/)
H - C j t Q Q Q - Q . Z S M S Z N J t - t OlJI O O O
kJLiJ <l/)<<»-*i-it-i 3E H-
s:_iujujh- ssa a:uj uji- I-I-I-D
I n t£ 2 tD O O O J ill _J ^  CL '"0 CD CO h~
f -o<:a:_JX Q.»-IQ.O <>-t CM ro j- o
— i oo uj a: ^ ill
t*~ Q Q Q O Q l~~ H~ t/) Qt t/1 SL irt l/l l/l l/l l/l i/1
U Q.
O O ^l/) l/)l/)l/ll/l
£ Q. (/) Q_ 01 O*3 ZZ2^
^ ^t * * CM CVJ CO1 1 1 1 110 io i<j c in f^
CM CM
r K1 10 K5 IT
in in in i/i i/i i/i
EC CC Ct CE CK CC
UJ UJ UJ UJ UI UJ
a a a a a a
•* ini-
o: < s
O ^ ^ ^
« D Q Q
u. in in in
o i/i in in
u < <. <
t- UJ UJ UJ
>-i s s s:
CD <T «t «t
i/i in in
i ill
a a a a oin in in in >-ii—
<
z
UJ1-(—
<
K
3
a.
z
»-i
<
in in in
Kl- 1- 00
O O O Q
0 * 0
C O C O C O C C C O C O C O C O C O C O C O C O C O C M C M ^ — 1
1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1irmi/iininiflinirinirifitfiuii'yr^—i o>
CM •"* *"*
•H
"^
in in in in in in in in in in i/i in i/i in in in in
aa:tta:CtcrQ:a:crcra:a:a:cr£ra: a:
UJUJUJUJUJUJUJUJUJUJUJUJUJUJUJUJ UJ
a a a a a a o - a a a a a o a a a a
oc
O O Q O D DQ Q Q Q O -(CM <
C ^ CM 1*1 ^ IfJ vC f*" K2 C^ ^ ^ ^- "^ ™. 2
r> O *~l O «~4 O *H O "H O *~t O *H
'••4 v~| Q o fH ^  O O «H «™4 O O ^ H
»— t *H «H »"( O O O O *~4 *H *H •-! O «~t
vH «-l *-l
o ^ ^ <; to
w Q Q Q i-i
U. I/) (/I U) U.
2 2
O l/l I/) l/l O
o ^ ^  ^  u
K UJ UJ UJ h-
^_l *JT y )g^ h-(
00 < ^ < CD
l/l l/l l/l
V i i i i
a a a a i- ain in in in o i/i
UJ
_j
UJin
it—
ah-<
3
a
z
CD
O
CQ 3D 03 36
aa a CD
JPt TECHNICAL REPORT 32-1526, VOL. IX
4)
3
•2
—
to
m
Q
r*s
OZ
LU
O
Q£
0to
r
o
>-
<
1
a.
to
Q
Z
o
; i—
Z
^S
! u
i Z
O
! 2
' UJ =•
' Z5
O O (M \0
1 1 1 1 1
^ «"H
w f, a j- IT
i- i- i- i- »-
£ £ £ £ £
ct ct cc cr cr
LJ UJ UJ UJ UJCL c. a a D-
0 O
UJ *"•<
Ort
»•< »H
1 1 1
< < <
Q O O
I/) I/) Ul
I/* U) Ul
< <t <
UJ UJ UJ
X S S
<.<.<.1/1 i/iin
CM ro *^"
I.I II-
a a a u
ijJ
UJi-
<
CC
_1
o
2
>-
Ul
•4
Q
l/l
a:y
>•
1/1
i i i i i i i i ill i I I I II v tc ; *c \ j i^^iriK) coa 'vc^
<Mf t lC \ l f t )C \ ! f t l < \ l f t ) eMf t l < \ l <M<M«VI<C^ '«C -* ~i <V —!^ CV rf rt <V1
in
m ic K) 10 (O !•} ic 10 K> re 10 10 10 ic * i in f. a- IT ir. to a ir, IT ic * ir IT.
*
K 1- t- t- t- \- H t- 1- 1- I- \- t- 1- t- »- 1- 1- H 1- 1- !-!-»-»- HHH-I--
1- 1- I- 1- 1- K 1- t- 1- »- 1- t- H- t- 1- (- 1- »- t- t- 1- I-I-HK KI~r?Jul
o:o:Q:o:Q:Q:£>:a:D:o:Q:£rc;o:Ko:o: 0:0:0: a: 0:0:0:0: 0:0:0:0:
UJUJUILJUJUJUJUJUJUJUJUJUJIiJUJUJUJ UJ UJ UJ UJ UJ Ul UJ UJ UJLJUJUJ
a a Q. a. Q O- a. a a a. c. c. a a a c. o. a a a a c x a a a o.D.fXQ.
o o o o
•-1 «H «H *H ^^ h~ \~ ^
XX XX * * * *0:0:0:0: UJ LJ UJ Ul
coo c o c o WNX 0:0:0:0:
vO O O O O O O ^ ^ ^ ^ 1— K h- K O O O O
§2SSS23S§ '323S3
i V i
•• 4 ^  ^
o o o o
1-1 I/I l/ll/l
z i/ii/i 1/1
O < « D
° UJ UJ UJ <
J— E ST E D
03 l/)l/)l/) <
*~ to A
"T i i i T i i i i i i i i i ^ ^
a oaa. Q a a o u Q o Q a aaaa
UJ LJ
U> 0
< Ul Ul
cc a: o
u. t-
<
cc a: K-
Ul LJ Ul
M ISJ
l/> Ul <J
UJ LJ O
£ f J
Z Z <
>- >• Q
I/I I/) I/)
O
< u.
CC Ul -I ^--=
10 JPt TECHNICAL REPORT 32-1526, VOL. IX
Deep Space Station SFOF Systems
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time, h
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track time, h
51
0.0
0
61 62
0.0 360.21
0 38
360/75 3100/DTV
263.02 49.50 0.0
Scheduled support, h 978.84 960.00
30
0.0
Duration of scheduled outages, h 8.31 0.00
0.0 361.01
Number of scheduled outages 27 0
PN scheduled 121.07 105.17 16.18 57.50 251.70
track time, h
DIS down time, h N/A
Total DIS outages N/A
262.70 50.07 0.0
Duration of unscheduled outages, h 17.71 2.52
0.55 26.69 0.55 N/A
2 8 2 N / A
Total LGWR N/A 21,697 85,338 41,640 N/A
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Fig. 1. DSN system performance summary
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DSN Monitor and DSN Operations Control System Testing
J. E. Mac/ay
DSN Engineering and Operations Section
In preparation for Mariner Mars 1971 support, the DSN Monitor System and
the DSN Operations Control System were extensively tested singly and there-
after furnished test support to combined system tests, rather than being under
test themselves. This practice provided valuable test preparation and execution
support.
I. Test Philosophy
A DSN single system test consists of data flow tests
and parameter variation tests in all applicable data
modes and data configurations; the test control, sequence,
and acceptance criteria are designed to test the inter-
faces, continuity, and performance of only a single sys-
tem. In a multiple system test, data flow tests and
parameter variation tests are conducted simultaneously
for all systems.
In preparation for MM'71 support, DSN system tests
were run in December 1971 and January and February
1972. The single system testing of the DSN Monitor
System and the DSN Operations Control System was
were tested in multiple system tests was only to assure
that they suffered no degradation caused by interference
from the other systems.
II. Scope of DSN Monitor Single System Tests
Previous articles (Refs. 1 and 2) describe the DSN
Monitor System. All DSN system tests are an end-to-end
test, including DSIF, GCF, and SFOF data processing.
The monitor functions tested were as follows:
(1) Acquisition and display of DSIF and GCF mon-
itor data by the DSN Monitor processor in SFOF.
(2) Consistency between actual conditions, the facility
exactly as above; however, the testing of these two sys-
tems in multiple system tests differed from the above.
After thorough single system testing of these two sys-
tems, they actually were used as test support for the
DSN Tracking, Telemetry, and Command Systems in
multiple system tests and in their single system tests.
The extent to which Monitor and Operations Control
monitor displays, and the DSN monitor displays
in SFOF.
(3) SFOF monitor displays.
(4) Consistency between tracking pseudo-residuals
computed in the DSIF monitor processor and those
computed in the SFOF tracking processor.
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(5) The monitor incoming high-speed data (HSD)
line de-log (called the M-66 dump). This dump
printed HSD blocks on a 1443 line printer in
binary, octal, hex, or only the GCF header in read-
able form.
(6) The DSN monitor processor generation and mod-
ification of data sets of DSIF configuration and
tolerances intended for generating alarms in SFOF
(however, the alarm generation itself was not within
the scope of the test run for MM71 support).
III. Scope of Operations Control System Tests
The testing of this system consisted of generation and
transmission of files of data to the DSIF and others. An
earlier article (Ref. 3) describes the output router, a
part of the DSN operations control system. The opera-
tions control functions tested were as follows:
(1) The output router which reads magnetic tape or
360/75 files and encodes the data into HSD blocks
for transmission to the DSIF, or encodes into Baudot
for transmission via TTY to any destination.
(2) The generation of transmittable DSN sequence of
events files using discrete event inputs and trigger
event inputs which caused a stored subsequence
associated with the trigger to be automatically
inserted. These files were transmitted only by HSD
line, because line width exceeded TTY capability.
(3) The transmission of files of tracking predicts (gen-
erated within the SFOF tracking processor) to the
DSIF. Two forms of HSD output are available
(in addition to TTY): a character format for page
prints and a floating point format for making a
mag tape.
(4) The DSIF production of a punched-paper antenna
drive tape from the mag tape.
(5) The transmission via HSD and TTY of DSN sched-
ule tapes.
(6) The DSIF reception and printing of the above
transmission by the Digital Instrumentation Sub-
system (DIS) simultaneously with its monitor pro-
cessing.
IV. Single-System Test Method and Results
Generally, the tests of both monitor functions and
operations control functions were straightforward. Mon-
itor tests followed a procedure which specified config-
uration and status as a function of time, with voice
coordination of display contents. Discrepancies were
documented for corrective action and as "calibration
coefficients" to be applied in subsequent tests. Operations
control functions were tested with all data received by
DSIF being mailed back to SFOF for analysis of trans-
mission errors.
V. Multiple System Test Support and Results
Monitor displays were used extensively by personnel
concerned with the testing of other DSN systems; in-
formation on known display errors was disseminated dur-
ing pre-test briefings. (It is now apparent that monitor
could not repeat single-system test procedures during
multiple system tests, as the continual facility configura-
tion changes would interfere with other systems' tests.)
The M-66 dump was used extensively by command
to isolate SFOF/DSIF interface problems. Since only
inbound data was read, it was necessary to patch out-
bound lines in the GCF comm terminal to spare inbound
lines, to dump data flowing both directions.
All systems used the sequence-of-events generator to
produce their test procedures, and again to merge the
independent test procedures into a combined system
test procedure. The advantage of fast procedure produc-
tion or modification, coupled with the ability to transmit
it to the DSIF is obvious.
The output router was used extensively for the trans-
mission of procedures, predicts, and schedules during
tests. Also, tests were run to assure noninterference be-
tween its output and SFOF command output.
The only instance of interference to these systems by
other systems was that neither the sequence-of-events
generator nor the output router could be exercised simul-
taneously with tracking predicts generation, or high-rate
telemetry processing without causing the 360/75 to fail
from overload.
VI. Conclusions
The philosophy of validating the DSN Monitor System
and the DSN Operations Control System during single-
system testing and then utilizing them as test support
during all subsequent testing paid off by providing val-
uable test preparation and execution support.
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DSN Command System Tests
R. R. Rakunas and A. Schulze
DSN Engineering and Operations Office
The DSN Multiple-Mission Command System is continually being updated to
support each successive flight project. DSN Command System tests are scheduled
as each new model of Space Flight Operations Facility (SFOF) and Deep Space
Instrumentation Facility Command System software is delivered. The DSN Com-
mand System test philosophy along with specific test results during the SFOF
Mark III, Models 1 through 5 era, is described.
I. Introduction
The purpose of the DSN Command System tests is to
verify that the DSN Command System meets the func-
tional requirements specified in DSN System Require-
ments Document 820-8. The tests are supervised by DSN
System Engineering and are performed after the appropri-
ate facility has completed acceptance tests and delivered
the system to the DSN. Following acceptance by the DSN
based on the results of the DSN tests, the system is trans-
ferred to DSN Operations for flight project support.
DSN Command System Test Procedures or Test Se-
quence of Events (SOEs) are based on the DSN Standard
Test Plan (DSN Document 851-1) and are updated to
cover the capabilities of each new delivered system. The
procedures are designed to test the Command System
end-to-end, including all facilities necessary to operate
the system, i.e., SFOF, GCF, DSIF, and Remote Informa-
tion Center (RIC), if applicable.
DSN Command System tests are divided into two types:
Single System and Combined System Tests. DSN Single
System Tests are data flow and parameter tests of the
Command System operating alone, except for support sys-
tems, such as Monitor and Operations Control, and are
designed to exercise all of the Command System capabili-
ties and interfaces. Combined System Tests are data flow
and parameter tests for the Command System operating
simultaneously with all other DSN systems (Telemetry,
Tracking, Monitor, and Operations Control) and are de-
signed to evaluate system performance and interaction
between systems in a realistic operating environment.
Table 1 shows specific DSN Command System tests and
their objectives.
II. Test Activity and Results
The first DSN tests of the Command System portion of
SFOF Mark III A software.(Model I) were conducted dur-
ing December 1970 and January and February 1971. This
test phase was reasonably successful considering the lack
of familiarity and training of the test operators and the
limited capabilities of the system. For example, Monitor
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System display formats were not available and Command
System linear display formats were not usable, standards
and limits and configuration tables could not be sent to
the Deep Space Station (DSS) via high-speed data lines
(HSDL) so canned tables had to be entered at the DSS,
and test commands were not being accepted by the Telem-
etry and Command Processor (TCP) at the DSS.
One of the major system problems encountered during
the tests was in the HSD message verification cycle. HSD
messages from SFOF to the DSS failed to verify at SFOF
although they were correct when received by the TCP.
A modification to the TCP software was made by DSIF
System Engineering which corrected the problem. This
was verified by a special test using CTA 21 to simulate a
DSS. Another major problem was with erroneous system
alarms and aborts generated by the TCP. Several special
tests were run with CTA 21 to verify results of TCP soft-
ware modifications in an attempt to solve the problem,
and although the system was significantly improved, the
problem still existed at the time the system was trans-
ferred to DSN Operations.
The second phase of DSN Command System testing
started in March 1971 when the SFOF Mark IIIA,
Model II, and DSIF Phase II systems were delivered to
the DSN. Standards and limits messages were successfully
sent to the TCP via HSDL but did not function properly,
and configuration messages still could not be sent. Prob-
lems also continued to exist with system alarms and aborts,
and destructive overlaying of system linear display for-
mats. Attempts to send commands from a Command Gen-
eration Program (COMGEN) file resulted in the 360/75
system going down. This problem was corrected in the
SFOF Model IV system. Similar problems were encoun-
tered when attempting to command from a file constructed
from a card deck.
In August 1971, SFOF Mark IIIA, Model IV, and DSIF
Phase IV systems were delivered to the DSN. Single
System Tests indicated that configuration and standards
and limits messages were now functioning properly,
COMGEN and card file commanding was now working,
destructive overlaying was still occurring on system linear
displays, and many commands were erroneously being
aborted for bit verify failure.
Combined System testing progressed very slowly at
first, again due to a high percentage of 360/75 down time
as a result of excessive backlogging of telemetry data;
however, this problem decreased considerably in the latter
portion of the test phase. System Data Record (SDR) vali-
dation and confirm/abort merge from an Original Data
Record (ODR) playback was accomplished successfully
for the first time. The system was transferred to DSN
Operations and used to support Mariner Mars 1971
encounter.
The SFOF Mark IIIA, Model V System, which was de-
signed to support Pioneer F launch together with Mariner
Mars 1971 orbital operations, was delivered to the DSN
in December 1971. Due to time constraints, no DSN Single
System Tests were performed for the Command System;
however, DSN System Engineering and Operations per-
sonnel participated in facility-level Command System
Acceptance Tests. The DSN Combined System Tests
were divided into two types: Level I tests were performed
with a single DSS and used for engineering evaluation,
and Level II tests were essentially Mission Operation Se-
quence tests performed with more than one DSS. All
existing capabilities of the Command System together
with unique Pioneer F command processing and multiple-
mission capabilities (processing Pioneer F and Mariner
Mars 1971 data together) were tested with no major prob-
lems. The linear display format problem was corrected,
which greatly increased visibility into the system by the
Command Analysis Group and Project Command. An
attempt to operate the -DSN Command System in the
"hot backup mode" (prime and backup project command
areas) under specific data priority and telemetry bit rate
conditions resulted in bad data blocks being sent from the
DSS. The problem was eventually solved by a hardware
patch at the DSS. The system was delivered to DSN Oper-
ations in late February 1972, and was used successfully to
support Pioneer F launch together with Mariner Mars
1971.
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Table 1. DSN Command System tests and objectives
Test and objectives
DSN System Test
Verifies system
integrity, inter-
faces, data flow.
DSN System Multiple
Mission Test
Verifies multiple mis-
sion capability.
Description
Commands (priorities and types)
are generated by the SFOF com-
mand processor, routed via an
HSDL to a DSS, modulated by RF
and transmitted into dummy load.
Verification, confirm abort
messages and instructions are
composed at the DSS, formatted
and transmitted to the SFOF.
The data are processed, routed
and displayed by the 360/75 to
the command analysts area.
where the tests are conducted and
results are analyzed.
Following additions to test 1:
Generation of standard and limits
instruction by the Command
Analysis Group relayed to and
executed by the facilities. Periodic
Prerequisites Standards
1. Applicable facility 820-8 Latest Edition,
systems have been Section III
tested and trans-
ferred to operations.
2. Test to be run con-
currently with DSN
Telemetry System
Test.
Completion of DSN Sys- 820-8 Latest Edition,
tern Test (Command). Section MB
Resources
1 DSS: TCD, Receiver/
Exciter, Transmitter
GCF: 1 HSD, 1 TTY,
1 VOICE
SFOF: 360/75, Com-
mand Analysis Area
SOFTWARE: Multimis-
sion Command S/W
(at DSS and SFOF);
TCD/MMC diagnostics.
command MDR/EDR
S/W
Same as above.
Participants
Test Supervisor:
DSN System
Engineer
Test Conductor:
DSN Operations
Chief
Test Associate:
Contemporary
Project Engineer
DSIF Facility
Engineer
SFOF Facility
Engineer
Command Analysis
Supervisor
Command Analysis
Group and Support-
ing facility
personnel
Same as above.
generation of command system
status messages relayed to
Operations control. Demonstration
of generation within 24 h of
command system data record.
DSN System Perform-
ance Test
Measures system
parameters (bit rates,
subcarrier frequencies,
power levels) and
.modes of operation.
Following addition to test 2:
(a) Manual mode is exercised at
the DSS. (b) With manual com-
mand input at the SFOF bit rates
and power levels are varied and
range of subcarrier frequency
is checked. For these tests an
abbreviated planetary mission
profile is followed. Simultaneous
sharing of processors with the
other DSN systems on a non-
interference basis is demonstrated.
This includes real-time changes
to the command system.
Completion of DSN
Multiple-Mission Test
(Command).
820-8 Latest Edition,
Section IID
Same as above. Same as above.
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Pioneer Mission Support
A. J. S/egmefh
Mission Supporf Office
This report reviews the status of the second-generation Pioneer missions, Pioneers
6, 7, 8, and 9; and the prelaunch and launch support of Pioneer 10, which is the
first member of the third generation, whose destinations are Jupiter and beyond.
This mission was identified in previous reports as Pioneer F; it was renamed
Pioneer 10 after its successful launch. The planning activities for the second mis-
sion of the third generation, Pioneer G, and a summary on the fourth-generation
Pioneers planned for the exploration of Venus are also presented.
I. Pioneers 6, 7, 8, and 9
The second-generation Pioneer missions are still active.
They are the first groups of interplanetary Pioneers man-
aged and operated by Ames Research Center (ARC). The
tracking and data acquisition support for these Pioneers
has been furnished by the Deep Space Network since
Pioneer 6 launch in December, 1965.
The second-generation Pioneers are actively orbiting
the Sun and continue to return data on fields and particles
of the solar wind and plasma particles originating from
the Sun and the galaxy. In addition, they map the mag-
netic field of outer space.
The accomplishments of Pioneers 6 through 9 can be
summarized as follows:
(1) The precise determination of the characteristics of
the solar atmosphere called the heliosphere.
(2) Determination of solar cosmic ray and solar wind
flow patterns and the magnetic and electric field
mechanisms of the heliosphere.
(3) The longest-lived operational interplanetary space-
craft were: Pioneer 6, launched in December 1965;
Pioneer 7 in August 1966; Pioneer 8 in December
1967; and Pioneer 9 in November 1968.
(4) By the end of April 1972 they will have achieved
245 months of operational life during their solar
orbits. The Deep Space Network has collected, dur-
ing this time, almost 20 billion bits of scientific and
engineering data, which were processed by Ames
Research Center, and analyzed and reported to the
scientific community by the principal scientific in-
vestigators. A total of 26,300 commands have been
transmitted to these spacecraft.
(5) These missions used for the first time the signatures
of the telecommunications link for the determination
of spacecraft spin axis orientation.
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(6) Pioneers were first in gathering space weather data
for operational use.
(7) Pioneer 9 was the first spacecraft which used con-
volutional coding and sequential decoding resulting
in a telemetry sigrial-to-noise improvement of almost
4 dB.
(8) Pioneer 6 and 9 signals had occultations by the solar
corona and disk, making possible the measurement
of the Faraday rotation as the spacecraft's signal
traversed the solar corona. In addition, the spectrum-
widening effects of the S-band coherent signal
were established.
(9) Pioneer 7 was the first interplanetary spacecraft
having a lunar occultation.
(10) The Pioneer 6 and 7 signals were received by the
Goldstone DSCC 64-m-diam antenna station simul-
taneously as the two spacecraft were flying within
the beam of the single ground antenna.
(11) Pioneers 6 and 7 were the first missions which
established the radial and spiral characteristics of
the solar wind and solar cosmic rays.
(12) Pioneers 6 and 7 were the first interplanetary space-
craft which defined the characteristics of the Earth's
magnetic tail.
(13) Pioneers 6 and 9 were the first spacecraft having the
capability of a telecommunications range adaptive
telemetry system.
During the past year the DSN provided tracking and
data acquisition support on a "time available basis" and
within the Deep Space Station resource levels set for
Pioneers 10 and G and Mariner 9.
The actual number of support passes provided for the
second-generation Pioneers during the past fifteen months
is given in Figs. 1, 2, 3, and 4. The telemetry bit rates are
also shown.
DSN is still using the Pioneer Ground Operations
Equipment (GOE) at DSSs 12 and 14 in the Goldstone
DSCC, and DSS 51 at Johannesburg, South Africa. This
equipment is used to demodulate Pioneer telemetry and
generate commands. Since DSN's policy is not to use
mission-peculiar equipment and support all missions in the
standard DSN Mark III system configuration, plans are
under way to implement compatible software for Pioneers
6 through 9 for the DSS Telemetry and Command Process-
ing Systems software and the Space Flight Operations
Facility compatible with the second-generation Pioneers
and use a configuration similar to the one used for Pioneer
10. After these software modifications, DSN plans to retire
the Pioneer GOE.
II. Pioneer 10
During the functional design phase of the Pioneer 10
and G missions in 1968 and 1969, DSN intensively sup-
ported all Pioneer Project sponsored activities to assure
that the spacecraft design was fully compatible with the
DSN Mark III system and that every effort was made to
obtain a near-optimum type data return.
The results of numerous preliminary design and inter-
face agreements were compiled and published in a docu-
ment entitled Tracking and Data System Estimated Capa-
bilities for the Pioneer F and G Missions. The first edition
of this publication was distributed on July 15, 1968, and
three revisions followed on March 15, 1969, June 15,1969,
Dec. 15, 1969.
Figures 5 and 6 display the methodology which was
applied to coordinate the Pioneer planning and implemen-
tation activities in the Laboratory's budgetary system.
Only validated Project requirements were included in
DSN's implementation plans compatible with the frame-
work of the NASA budget.
The formal DSN planning started with the formation of
a DSN Capabilities Planning Team (CPT). This team had
the following membership:
Chairman: DSN Manager, Pioneer Project
Members: DSN Project Engineer, DSN System Engi-
neers in charge of the development of the functional
capabilities of the Mark III system, Pioneer Project
representative, recording secretary
The CPT held twelve scheduled meetings between
December 1969 and May 1970.
The purpose of this activity was to establish an overall
network capability as required by the Pioneer Project and
constrained by DSN resources. The CPT has also vali-
dated the Project's Support Instrumentation Require-
ments, which were included in the Pioneer F & G Support
Instrumentation Requirements Document (SIRD). Prior to
Pioneer 10 launch the Project published five versions of
the SIRD in June, July, and September 1970, and Febru-
ary and September 1971.
The CPT activities resulted in a preliminary document
entitled: DSN Operations Plan for Pioneers F and G,
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Vol. Ill, DSN System Description. The summarized con-
tents of this document were published in Refs. 1 and 2.
During the first quarter of CY70, a new central proc-
essing system was installed at the SFOF for use by MM71
and the Pioneer F and G Projects. This system consisted
of two IBM 360/75 and two Univac 1108 computers.
These machines have replaced the 7044 and 7094 con-
figurations used in the past.
The DSN also started the planning of an interface be-
tween the Remote Information Center at Ames Research
Center and the Space Flight Operations Facility (SFOF)
at JPL. The objective was to give the Pioneer Project the
capability to interface directly with the SFOF computers
via a high-speed data line from Ames Research Center.
As a part of the Multiple Mission Telemetry System,
DSN started the planning for the implementation of a
sequential decoding capability at the Deep Space Stations.
The Ground Communications Facility (GCF) also started
the upgrading of the high-speed data line systems to
4800 bps.
In March 1970, the DSN also started the functional
design and the implementation of a microwave link be-
tween the Pioneer spacecraft contractor, TRW, and the
Compatibility Test Area (CTA 21) at JPL. This link in-
stalled later was used for the Pioneer Spacecraft/DSN RF
and Data System Interface Compatibility Tests.
At the same time, a new multimission operations organi-
zation has been established by DSN. The intent was to
organize network operations so that:
(1) Network integrity will be maintained.
(2) The Network can support many flights simultane-
ously.
(3) A multimission support capability with a more inte-
grated network operation than has been feasible in
the past would be possible.
Around May 1970, DSN made the decision to use
DSS 11 at Goldstone DSCC, DSS 42 in Tidbinbilla,
Australia, and DSS 61 in Madrid, Spain, as the tracking
stations for Pioneers 10 and G. NASA planned at that time
to make these stations compatible not only with the un-
manned planetary and interplanetary missions, but also
with the manned missions, such as Apollo. Therefore, it
was necessary to make these stations compatible with the
DSN Mark Ill-type configuration and also with the Space
Tracking and Data Network (STDN). The Telecommuni-
cations Division of JPL was tasked with the implementa-
tion of the described combined capability.
In December 1970, DSN started the Pioneer 10 and G
compatible design and development of the new real-time
Central Processing System of the SFOF. This software
system was developed in several phases. The first four
models were designed for MM71, and Models 5 and 6 for
Pioneers 10 and G. Each model contained the capabilities
of its predecessor with additional capabilities as required
by the corresponding flight projects. The construction of a
new building designed to support the Pioneer Mission
Support Area was also in progress.
In the same time period, DSN also established a conical
scanning (Conscan) project which performed tests to
evaluate the capability of the deep space stations to sup-
port the spacecraft Conscan system.
A letter of agreement (ARC/PPO-9) between the
Pioneer Project and the Tracking and Data System
management was endorsed. This agreement described all
interfacing procedures necessary during the planning, test
and flight phases of the Pioneers 10 and G missions.
DSS 12 at Goldstone DSCC, DSS 41 at Woomera,
Australia, and DSS 62 at Madrid, Spain, were named as
backup stations to DSSs 11, 42, and 61. Detailed im-
plementation schedules for the backup stations were
generated.
Based upon trajectory data received from the Pioneer
Project, DSN has made an initial acquisition study which
has shown that neither DSS 42 nor DSS 61 could be used
as a backup for the initial acquisition station, DSS 51. As
a result, the Project has requested that the STDN station
at Ascension Island be equipped with Pioneer 10 and G
compatible capabilities and used as a full backup to
DSS 51, Johannesburg, South Africa.
A study was made on the Jupiter encounter trajectories
provided by the Project. The results indicated that DSN
can handle the worst-case doppler variations. Special
equipment and procedures will be required to acquire and
maintain two-way lock with the spacecraft. It was also
determined that the large doppler frequency shift will
require new voltage-controlled oscillators (VCOs) in
ground receivers during the cruise phases. It was also
established that the Project encounter sequence planning
of the flight/ground interface needs more detailed analysis
in order to ensure the proper support.
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The procurement of small computers identified as data
decoder assemblies (DDA) was necessary to perform se-
quential decoding at the deep space stations. The im-
plementation schedule was tight in order to meet the
Pioneer 10 launch readiness date.
An intensive software documentation exchange between
the Project and DSN was necessary for the development
of the software for the SFOF Central Processing System.
There has been a continuing problem in attempting to
understand and define the software interfaces inside
the GPS.
During the first three months of CY71, the DSN Inter-
face Engineering Team reviewed in detail all schedules
necessary to establish a Pioneer 10 launch readiness status.
The schedule review has shown that the operational readi-
ness date for the 26-m network had slipped from October
to mid-December 1971, due primarily to late delivery of
the TCP software and PDAs. This condition was caused
by a manpower resource constraint. It was also established
that the SFOF operational readiness date had slipped to
.November .1971, due _to delays in definition .of. .Project/.
DSN software interfaces and the delivery date of Project
software for integration by September 1,1971. It was seen
at that time that the start of MOS testing would slip, and
the total network testing would not start until January,
1972. It was also obvious that the DSN would have to
combine the mission-independent and mission-dependent
testing and training. It was established that the earliest
date for complete transfer to DSN operations would
be Jan. 1, 1972, with a more likely date of mid-January,
which would mean that the testing and training originally
planned for five months was contracted to less than six
weeks.
During CY'71, the building construction and equip-
ment implementation for the mission support area was
on schedule. A Conscan project quarterly report was
issued in January 1971. This report indicated that DSN
could satisfy Project-documented Conscan requirements
with the existing hardware and software, and the DSN
requirements for the support of the Conscan ground
backup systems could be satisfied with TCP operational
software and new station procedures. Special tests were
performed at Goldstone DSCC to determine the effects
of a rotating right circularly polarized antenna on the
deep space station subsystems. In addition, plans were
made to analyze amplitude modulation tracks during
Pioneer 9 superior conjunction to better understand the
effects caused by the solar plasma. Data analysis of
DSS 14 tracks of Pioneer 9 to evaluate amplitude modu-
lation effects was completed and information forwarded
to the Project.
The milestone schedule published during the third
quarter of CY'71 for the deep space stations showed that
they would be ready for operations transfer to DSN by
mid-December 1971.
During CY'71 the definition of the DSN/Flight Project
software interface within the Central Processing System
had been defined as a major problem area. Attempts to
define this interface in detail were delayed due to avail-
able man-power constraints and the high priority of the
software testing necessary for MM'71 encounter.
DDAs necessary for sequential decoding were installed
at DSSs 11, 42, 51, and 61 in November 1971.
During the second quarter of CY'71 the DSN installed
the S-band RF link between CTA 21 and TRW, and an
agreement was reached on the DSS/Spacecraft Compati-
bility Test Plan. It was expected to perform the first RF
portion of the test during August 1971.
Further tests necessary for Conscan support have in-
dicated, that the expected degradation of doppler and
telemetry data will be small and all data will have an
acceptable quality. Plans were developed to simulate the
Conscan signal for training of DSS personnel by using a
function generator to control a modulator in the radio-
frequency test signal path.
To establish the RF amplitude stability at DSSs 11, 42,
51, and 61, and to train the personnel in the use of soft-
ware analysis programs and measurements techniques, a
cognizant engineer visited these stations. All tests and
data analysis verified that DSN satisfied the Project-
documented Conscan requirements. Demonstration tests
of the DSS/Conscan compatibility were included in the
standard DSN/Spacecraft Compatibility Test Program.
The DSN and the Pioneer Project reviewed the soft-
ware development plan of the Central Processing System
and a decision was made to support the Pioneer 10 launch
essential requirements with the Model 5 real-time soft-
ware. As a part of the software development activities, the
following documents have been approved and published:
(1) DSN/Pioneer 10 Project Technical Software Inter-
face Document.
(2) Management Plan for Pioneer F Software Develop-
ment.
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(3) DSN/Pioneer F Software Implementation Plan.
(4) DSS to SFOF Interface Documents for Telemetry,
Tracking, and Command Systems.
(5) Detailed Milestone Schedules for monitoring the
software development.
In mid-CY71, the construction of JPL Building 264,
necessary for the Pioneer Mission Support Area, was com-
pleted and an agreement was reached with the Project
on the layout. DSN also secured a 9300 terminal for the
Project's Navigation Team.
The DSN's Ground Communication Facility completed
their Operating Procedures and Communications Config-
uration Plan for Pioneer 10. All equipment, including
high-speed data lines, were installed and tested. The DSN
loaned to Pioneer Project a high-speed data encoder/
decoder and block multiplexer set from the Compatibility
Test Station, DSS 71, Cape Kennedy. This equipment was
used by the Pioneer Project until their vendor delivered
their final high-speed data equipment. The loan equip-
ment was returned to DSS 71 in December 1971.
Network training started with orientation lectures given
to DSS and SFOF personnel, and training of key station
personnel was carried out during September and October
1971. The Pioneer Project Manager and the DSN Man-
ager briefed and reviewed the planning of all DSN
Stations.
Special documents describing in detail the DSN/
Remote Information Center interface have been pub-
lished and meetings were arranged to plan for and docu-
ment the contents and generation of network data records.
An agreement between GSFC/STDN and DSN was
made and documented on the support by the Ascension
Island station (STDN). Decision was made that the
Pioneer 10 commands will be inputted manually by the
station computer for transmission to the spacecraft and
the station telemetry system was also made compati-
ble with the Pioneer 10 spacecraft design. To assure
spacecraft/Ascension Island configuration compatibility
a special test was made later at Cape Kennedy between
the spacecraft operating at Hanger AO and the STDN/
Merritt Island Launch Area (MILA) station.
During October 1971, the coding and intensive testing
phase of the DSN/360/75 Pioneer 10 mission-independent
software development continued. To assure a Pioneer 10
launch readiness capability, DSN has negotiated with the
Pioneer Project a Launch Essential Software Imple-
mentation Plan. In view of the interactive complexity of
the DSN/360/75 software, its launch readiness status was
only established during the latter part of December 1971.
Since DSN had available only one Central Processing Sys-
tem with one spare computer, machine and facility time
necessary for Pioneer software development was very
limited during MM'71 orbit operations starting in Octo-
ber 1971.
In November 1971, the Pioneer 10 launch essential soft-
ware development of the 360/75 and the TCP continued
at a slow pace because of the high activity of MM71
work load and manpower resource constraints. The launch
readiness status of the software was still uncertain at that
time.
During the last two months of CY'71 it was obvious
that the short lead time available for the development of
the large real-time software for the support necessary for
MM'71 and Pioneer 10 taxed every member of the soft-
ware development team. The coding of the Pioneer 10
launch essential software was in the completion phase
and an intensive facility test program started, which was
constrained by limited test time. The combined DSN Net-
work Integration and Mariner/Pioneer System Tests were
scheduled during the second part of December 1971 with
a completion date of latter part of January 1972. It was
obvious that because of CPS computer test time con-
straints, DSN testing and training would be limited.
In the meantime, GCF and NASCOM completed all
ground communications circuits and the Pioneer Mission
Support Area was tested and declared operational. In
addition, initial testing of the Remote Information Cen-
ter's telemetry interface between the 360-75 and ARC
.was started. Review copies of a preliminary Pioneer F
and G NASA Support Plan (NSP) were distributed for
review and the original document was forwarded for
endorsement.
In January 1972, the intensive testing and training of all
TDS facilities were underway with the objective to be
ready for a nominal Pioneer launch support capability by
February 1. It was planned to start at this time the Proj-
ect's Mission Operation System testing. The implementa-
tion schedule of the sequential decoding hardware and
software at DSSs 42 and 61 had shown further delays with
some positive hope of having this capability ready by the
launch of Pioneer 10.
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The Spacecraft/DSN RF and Data System Compati-
bility tests were performed between the prototype space-
craft at TRW/CTA-21/JPL during August and November
1971 and between the flight spacecraft at TRW and
CTA 21 in December 1971. The compatibility verification
tests using the flight spacecraft located at Cape Kennedy
and DSS 71 were performed on 1/31, 2/1, 2/2 and 2/21
of 1972. A few software compatibility discrepancies were
noted and corrected.
The DSN and Project test support summary is given in
Fig. 7. The implementation of this busy schedule was only
possible because the MM'71 Project agreed to process
their spacecraft data together with Pioneer 10 data streams
using the same real time software in one of the 360/75
computers. This configuration met the original objectives
to operate Pioneer and Mariner in the same 360/75 in a
multimission mode to free the second machine for further
software development and testing and also backing up the
maintenance of the prime machine.
During flight operations, the prime control of the DSN
and the direct operational interface with mission control
was exercised by the Operations Control Team. This team
consisted of an Operations Control Chief and an Opera-
tions Chief from each DSN facility. Supporting at this
time were operations groups representing each DSN sys-
tem, the Deep Space Stations, communications facilities,
and the SFOF Central Processing System. Figure 8 dis-
plays the DSN operations organization as it was configured
during and after Pioneer 10 launch support. Bringing the
network up to a Pioneer 10 'launch support readiness
status was the result of systematic planning and coordina-
tion work carried out by the members of the Pioneer/DSN
Interface Engineering Team. This team held for almost
two years regular biweekly Operational Support and
Planning Group meetings. Each meeting had a pre-
arranged agenda and followed up the status of the de-
velopment of DSN System Engineering, Data Processing,
DSIF, GCF and SFOF operations. The meetings were
chaired by the DSN PE assigned to the Pioneer Project
who assigned regular action items to the members of the
team. The same team was also responsible for generating
and publishing most of the DSN documentation necessary
for the orderly preparation of the support of the first
Jupiter mission. Twenty-six formal Pioneer 10 and G docu-
ments were published, including five Tracking and Data
System Progress Reports. These documents were distrib-
uted to all DSN personnel engaged in the Pioneer 10 and
G support activities and also to the interfacing members
of the Flight Project Engineering Team. A detailed ac-
count on the described Pioneer 10 and G support planning
activities and on the Pioneer 10 launch will be given in a
final report entitled Tracking and Data Systems Support
for the Pioneer 10 Mission, Volume I. This report will also
include a description of the planning and support activi-
ties of the Near-Earth Network.
III. Pioneer 70 Launch
Following a Mission Readiness Review that was held
on Feb. 22 at Cape Kennedy, the launch vehicle was sub-
jected to an RF interference test followed by the space-
craft RF signal strength measurement. DSN compatibility
test station, DSS 71, supported this activity and validated
the design thresholds of the S-band uplink and downlink
On February 26, four radio-isotope thermoelectric gener-
ators (RTGs) were installed on the spacecraft. These will
provide the principal source of electrical power to all.on-
board systems and scientific instruments. During the same
time, the flight battery was installed and the spacecraft
was secured for the countdown.
On March 3, 1972, 01:49 GMT the first Pioneer space-
craft destined for Jupiter and beyond was launched from
jCape_Kennedy._The_launch_ was successful after three
previous attempts on Feb. 27 and 28, and March 1, which
were canceled because of high winds in the upper
atmosphere. All three stages of the launch vehicle per-
formed nominally, and the injection was within a one-
sigma dispersion.
The initial DSN down-range acquisition was accom-
plished by DSS 51 at Johannesburg, South Africa. This
station established S-band telemetry downlink contact
with the spacecraft twenty two minutes after launch. After
the two-way S-band acquisition was completed as planned,
the Pioneer operations team started to send commands
to the spacecraft twenty-six minutes after launch. At the
end of the view of DSS 51, the STDN Station at Ascension
Island took over the support for one hour to close the gap
between the views of Johannesburg DSS, and Goldstone
DSCC. This gap was caused by the low declination angle
( — 33 deg) of the spacecraft trajectory. Nine hours after
launch DSS 11 established two-way contact, and at the
end of the California view, DSS 42 in Weemala, Australia,
tracked Pioneer 10 and tied the next tracking and data
acquisition pass into Johannesburg.
This typical sequence followed during the second, third,
and fourth days after launch with the addition that on the
third day DSN also provided support from DSS 14, the
64-m antenna station at Goldstone DSCC, which was used
to enhance velocity correction measurements. The Project
fired the velocity correction thrusters of the spacecraft for
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a short time, and DSSs 11 and 14 furnished the telemetry,
tracking and command capabilities necessary to make
these calibration measurements possible.
During the successful launch of Pioneer 10 all prime
backup facilities operated as planned, and DSN furnished
real-time telemetry information almost continuously for
the flight control team and for the principal investigators
of the scientific experiments. The flight control team trans-
mitted 175 commands during the first 72 hours of flight.
DSN also provided two-way precision doppler data which
were used by the navigation team to establish and update
the spacecraft solar orbit and to prepare for the mid-
course maneuvers.
On the sixth day of flight, the first midcourse maneuver
was performed. The primary objective of the maneuver
was to move the encounter target zone to three radii from
the center of Jupiter, 14 deg below a parallel to the
ecliptic through the planet center. The periapsis arrival
time was placed within the views of the 64-m antennas at
Goldstone DSCC, and Canberra, Australia. These condi-
tions would satisfy the design objectives of the science
experiments and would ensure against failure to receive
data at either tracking station at the most critical hours of
data acquisition. Based upon a priority list previously
made with the experimenters and upon subsequent analy-
sis, preference was made to attempt occultation by a
Jupiter satellite, lo, or closely approach satellites for
telemetry imaging. These goals were in addition to accom-
modating the primary objectives.
During re-orientation of the spacecraft-to-Earth align-
ment after ejection, signal dropouts were experienced in
the interference region between forward and aft space-
craft antennas; therefore, as expected, the maneuvers were
restricted to within 45 deg of Earth alignment. Also,
equipment compartment temperatures were near the
upper design limits, so it was decided to not turn the
spacecraft backside toward the Sun during this maneuver.
The maneuver strategy was selected 48 hours after launch
and sustained by the excellent performance of the propul-
sion system and DSN's measurements during calibration
maneuvers in the ensuing 15 hours.
The aim of the combined first and second midcourse
maneuvers was to time the arrival for Dec. 4, 1973 at
02:26 GMT when lo would occult the spacecraft and some
optical observations of satellites would be possible. The
first midcourse maneuver was accomplished by precessing
45 deg from the Earth line into a plane containing the
required velocity vector and the Earth line, accelerating
the spacecraft to a velocity increment of 18 m/s away from
the Earth and returning to the Earth line with 9 m/s
toward Earth.
On March 24, on the 21st flight day of Pioneer 10, the
second midcourse maneuver was executed. The midcourse
maneuver was accomplished in two components lying
very nearly in the spacecraft Earth/Sun plane. The first
was directly away from the Earth 1.8 m/s and the second
was 2.14 m/s, 24 deg off the Earth line away from the Sun
and generally toward the Earth. The Earth line com-
ponent was trimmed to within an estimated 0.3 mm/s upon
completion of the maneuver. The spin axis was then
turned 10 deg away from the Earth line toward the Sun to
minimize the equipment heating.
Figures 9, 10, and 11 display the relative Earth and
spacecraft trajectories and positions, the initial and second
midcourse maneuvers, and the DSN support.
IV. Pioneer G
After the launch and first 30 days support of Pioneer 10
the DSN Interface Engineering Team and the implement-
ing and operations organizations started the planning for
the launch of Pioneer G. The launch window of this space-
craft opens April 5, 1973 and closes April 17, 1973. This
mission will use a direct-ascent trajectory with an Atlas/
Centaur TE 364-4 launch vehicle. The initial flight azi-
muth will be 108 deg with a yaw steering of 107 to 127 deg.
This corridor will encompass declination angles from
— 33 deg all the way down to —42 deg.
V. Pioneer Venus
During the latter part of 1971, NASA Headquarters
transferred the project management of the Planetary Ex-
plorer from Goddard Space Flight Center to the Ames
Research Center and renamed the Planetary Explorer,
"Pioneer Venus." This new group can be identified as the
fourth-generation Pioneers.
The scientific communities are beginning to see Venus
as at least equal in scientific importance to any other
object in the solar system; therefore, they feel that the
exploration and understanding of Venus should be a high
priority item in NASA's planetary exploration program.
Venus is Earth's closest neighbor in the solar system.
Similar to Earth in size and proximity to the Sun, and
possibly similar to Earth in origin, Venus' extremely dense
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atmosphere, uniform cloud cover, high surface tempera-
ture and very low rotation rate make it one of the strangest
in the planetary system.
Man's recent knowledge of the Venus environment is
based upon the measurements performed by Mariner 5
and Venera 4, 5, and 6. Manner 5 provided the informa-
tion on the pressure and temperature near the surface of
Venus and the distribution of electron density in the day
and night side ionosphere and the termination of the day-
time ionosphere by the solar wind. Mariner 5 has also
shown that Venus has a hydrogen corona and may have
deuterium in its upper atmosphere. Magnetic field and
particle measurements demonstrated that Venus has vir-
tually no magnetic field. Venera spacecraft measurements
confirmed this result.
The basic results of the Planetary Explorer studies were
summarized in a GSFC Document, entitled Phase A
Report and Universal Bus Description, dated May 1971.
This study recommended two Planetary Explorer launches
using multiple entry probes, followed with a Venus Or-
biter mission, and the last mission would be again a multi-
ple entry probe type.
The objectives of the entry probe missions were:
(1) Nature and composition of the Venusian clouds.
(2) Composition and structure of the atmosphere on the
surface to high altitude.
(3) General circulation pattern of the atmosphere.
The proposed orbiter mission objectives were:
(1) Measurement of the detailed structure of the upper
atmosphere and ionosphere by in situ techniques.
(2) Investigation of the interaction of the solar wind
with the Venus ionosphere in the magnetic field in
the vicinity of the planet.
(3) Determination on a planetary scale of the charac-
teristics of the Venus atmosphere and surface by
remote sensing experiments.
(4) Determination from orbiter perturbations of gravi-
tational field harmonies.
On January 10, 1972, GSFC arranged for an Ames/
Pioneer/Planetary Explorer briefing. This briefing was
attended by the Ames Pioneer Study Team of ARC,
Planetary Explorer Study Team of GSFC, and the DSN
Manager for the Pioneer Project.
In February 1972, the ARC Scientific Definition Team
of Venus Pioneers prepared a request proposal on the
Phase B Study of the Venus Pioneers. In March qualified
aerospace companies were invited to submit their study
proposals.
ARC plans to review completely the contents of the
Phase A study and change or simplify the proposed de-
sign. It is assumed that the TDA requirements will also
be affected.
The Phase B Study will require six to nine months to be
completed. After the scientific details of thejnissions have
been identified and the functional spacecraft design and
the mission profiles have been iterated, ARC plans to ask
NASA Headquarters to get a formal approval of the offi-
cial start of the Venus /Pioneer missions. This approval
will be endorsed by a Venus Pioneer Project Approval
Document (PAD).
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Helios Mission Support
P. S. Goodwin
Mission Support Office
Project Helios is a joint space endeavor between the United States and West
Germany, whose objective is to place two unmanned spacecraft into heliocentric
orbits whose perihelion distance will come closer to the Sun than any previously
or presently planned free-world deep space undertaking. The West German gov-
ernment is designing and fabricating the spacecraft and will conduct Mission
Operations. NASA will provide the launch vehicle, the launch facilities, and the
major portion of the tracking with respect to this program. The launch of the first
spacecraft is planned for mid-1974 and the second in late 1975. This article deals
with the DSN support activities to Project Helios during the months of March and
April 1972.
I. Introduction
DSN activity in support of Project Helios continued at
a heavy pace during the past reporting period. Much of
this effort, particularly that associated with the Compati-
bility Test Program, has already been published as part
of the JPL 613-series interface documents and therefore
will not be repeated in this article. However, it is of
interest to highlight the following two significant topics.
II. Preparations for the Sixth Helios Joint Working
Group Meeting
The Jet Propulsion Laboratory continued its prepara-
tions to support the Sixth Helios Joint Working Group
Meeting to be held April 26 through May 3, 1972. These
preparations cover both technical subject matter and Host
Committee activities to accommodate an anticipated 150
attendees. In the technical area, the TDS organization has
prepared a formal report of its activities during the past
six months (i.e., since the Fifth Helios Joint Working
Group Meeting); agenda material for its multiple meet-
ings with other subgroups; and, of course, the actual pres-
entation material that will be discussed during these ses-
sions. In parallel with this activity, the Host Committee
has been very active regarding all of the administrative
details associated with conducting a meeting of this mag-
nitude. These latter activities range from such matters as
transportation and hotel accommodations to providing
conference rooms, secretarial services, and literature of
general interest to the participants. It is hoped that each
of these activity areas will result in a very successful Sixth
Helios Joint Working Group Meeting.
III. Helios Engineering Model Transponder
Compatibility Tests
As of this writing, the Helios Engineering Model Trans-
ponder/DSN Compatibility Tests have just been com-
pleted at DSS 71, Cape Kennedy. The results of these
tests are just now undergoing evaluation; however, pre-
liminary indications are that no catastrophic problems
were discovered. Some minor difficulties were encountered
in starting the tests due to damage received by the Helios
transponder support equipment in its shipment from Ger-
many to Cape Kennedy. However, this damage was either
repaired at Cape Kennedy or "workaround" techniques
were employed in order to proceed with the test schedule.
During the tests themselves, certain problems were dis-
covered—particularly around threshold level measure-
ments—but these are of a correctable nature and are not
JPL TECHNICAL REPORT 32-1526, VOL. IX 33
anticipated to interfere with the development of the proto-
type spacecraft. Such problems are normal in the develop-
ment of any flight project spacecraft, which is the reason
for early compatibility testing with the Engineering Model
Radio System. Both the Helios Project Office and the DSN
therefore feel that these Engineering Model Compatibility
Tests that have just been completed represent an impor-
tant milestone towards the successful launch of Helios-A
in the summer of 1974.
IV. Conclusion
Aside from the continuing activity in response to action
items generated in previous Joint Working Group Meet-
ings, the above activities represent the major Helios effort
during the past reporting period. Further details on the
above subjects and other activities that will be conducted
during the Sixth Helios Joint Working Group Meeting will
be reported in the official minutes of the meeting which
will be published during the next reporting period.
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Manner Mars 1971 Mission Support
G. P. Textor
DSN Engineering and Operafions Office
On February 12,1972, Mariner 9 completed its 180th revolution about the planet
Mars and its 90th day of scientific data gathering from orbit. This marked the end
of the nominal mission, which was to obtain data from orbit for a minimum of
90 days, and marked the beginning of the Extended Mission. This article presents
the objectives, constraints, profile, and present DSN coverage plan for the Mariner
Mars Extended Mission.
1. Extended Mission Objectives
The Extended Mission of Mariner Mars 1971 differs
from past Mariner missions in that the spacecraft remains
at the planet. Data-taking capabilities equal to the nom-
inal mission remain, plus the solar geometry affords a
chance to obtain unique data. Table 1 indicates the
Extended Mission objectives and the experiments that
will achieve them. Key milestones during the Extended
Mission are shown in Table 2.
tember 1972. The corresponding decrease in communica-
tion performance severely constrains mission operations.
Whereas a data rate of 16.2 kbps was used to return data
during the nominal mission, only rates of 8.1 kbps and
later 4.05 kbps are available for the Extended Mission.
Even to achieve these rates requires the maneuvering of
the spacecraft to point the high-gain antenna (HGA) at
Earth. The reduced data rates will significantly increase
the time required to play back data from the spacecraft
recorder.
II. Constraints
Ground and spacecraft operations must compensate for
the constraints caused by increased Earth-Mars distance
and unfavorable Sun-Earth-Mars geometry. The con-
straints primarily impact three spacecraft functional areas:
telecommunications, attitude control, and power manage-
ment.
A. Telecommunications
During the Extended Mission, Mariner 9 distance rela-
tive to Earth increases from about 250 X 106 km at the
beginning to 400 X 106 km at superior conjunction in Sep-
B. Attitude Control
Spacecraft maneuvers to point the HGA at Earth along
with the control necessary during the additional scan plat-
form slewing will require moderate budgeting of the atti-
tude control gas expenditure. Excessive control gas usage
may restrict data-taking toward the end of the Extended
Mission period.
C. Power
The spacecraft is subjected to periods of Sun occultation
during April and May of 1972. During occultation the
spacecraft must operate on battery power alone. In order
to conserve battery power and minimize recharge time, the
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spacecraft wall be placed in a minimal power consumption
state with reduced or no data acquisition during this
period.
Power may also constrain the playback time if large
maneuvers (about 40-deg cone angle) are required to
point the HGA toward Earth. Battery-sharing will result,
which will require allocating sufficient battery charging
time to replenish battery power.
III. Profile
The Extended Mission began with no change in operat-
ing mode from the nominal mission. The prime objective
of the first few weeks was to continue the mapping of
the Martian surface. As telecommunications performance
degraded, selected features of Mars were re-examined.
Presently the spacecraft is encountering the Sun occul-
tation period, which will continue until June. During this
period the celestial mechanics experiment will have a
unique opportunity to acquire the best possible data on
the Martian gravity field. Also the S-band Earth occulta-
tion experiments will begin again as once more Earth
occultations occur.
When the spacecraft is reconfigured for full operation
following the solar occultation period, data-taking and
playback operations will resume. Two data-taking days
and two playbacks will occur each week during June and
July 1972. Since only the 64-m-diameter antenna at Gold-
stone, California can acquire the spacecraft signal, ground-
controlled operations must occur during the DSS 14 view-
period.
During the last part of August through September and
the first part of October, the celestial mechanics experi-
ment will have another opportunity to gather valuable
data as solar conjunction occurs. Data taking and play-
back will be reduced to once a week during this period
and for the remainder of the Extended Mission.
IV. DSN Support
Project requirements for DSS 14 coverage and the
planned DSN support are shown in Table 3.
While the DSN cannot meet the total requirements for
coverage due to previous commitments of a higher pri-
ority, the level of support provided will allow Mariner
Mars 1971 to fulfill the Extended Mission objectives.
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Table 1. Extended Mission objectives
Objective Experiment
Acquire unique data Solar conjunction [S-band, Celestial
Mechanics Experiment (CME)]
High latitude coverage [TV, Infrared
Interferometer Spectrometer (IRIS),
Infrared Radiometer (IRR), Ultraviolet
Spectrometer (UVS)]
Acquire long-time base Meteorology (TV, IRIS, IRR, UVS)
data (>90 days) _ . .. . .. . .1
 ' ' Celestial Mechanics
Acquire data supplemental Repeated spot coverage of areas of
to 90-day observations interest (TV, IRIS, IRR, UVS)
Monitor Viking landing sites (TV, IRIS,
IRR, UVS)
Earth occultation (S-band)
Cooling data (IRR)
Table 2. Mariner Mars 1971 Extended Mission
Event Date, 1972
Start Extended Mission Febl2
Complete pre-solar occultation science-taking Mar 27
sequences
Start solar occultations Apr 1
Start orbit edge-on celestial mechanics mass Apr 22
concentration (mascon) period
Start S-band occultations of polar regions May 6
Complete orbit edge-on period Jun 1
End solar occultations Jun 4
Start weekly cycle of high-gain antenna maneuvers Jun 5
with one or two playbacks per week
End Earth occultations Jun 24
Start solar conjunction period (relativity) Aug 19
Solar conjunction Sep 7
Complete solar conjunction period Oct 18
Complete Extended Mission Approx Mar 1, 1973
Table 3. DSS 14 coverage and planned OSN support
Date, 1 972
Apr 1
Jun 24
Aug 19
Oct 18
End of mission
DSS 14 passes
required by
Mariner Mars 1971
7 passes/week
5 passes/week*
7 passes/week
7 passes/week1"
DSN coverage plan
Average 5'/2 passes/week1
3 passes/week
7 passes/week
3 passes/week
"During the Apollo 16 mission, the average will not be met.
bNew project requirement; DSN coverage plan reflects original requirement.
The plan will be modified when final approval of the Extended Mission is
received.
\
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Navigation Demonstrations With the Mariner Venus-Mercury
1973 Spacecraft Requiring X-Band Receiving
Capability at a Second DSN Station
8. D. Mulhall
Tracking and Orbit Determination Section
The opportunities to demonstrate two-station tracking with radio metric dop-
pler and range data calibrated for charged particles by the X- and S-band
technique during the Mariner Venus-Mercury 1973 mission are described together
with the rationale for undertaking the experiments. The errors which corrupt
two-station tracking for single and dual frequency operation are also described.
I. Introduction
The DSN plans to implement one X-band receiver at
DSS 14 for the Mariner Venus-Mercury 1973 (MVM73)
mission and eventually to have X-band receiver capa-
bility at the three 64-m antennas for the Viking 1975
(VK75) mission. If the installation of one of the second
X-band receivers could be accelerated, so that it is oper-
ational at some point in the MVM73 mission, then two
types of navigational accuracy demonstrations described
in this article could be undertaken.
The advantages of the second X-band receiver would
be:
(1) An increase in navigational accuracy for MVM73.
(2) Enhancement of the celestial mechanics experi-
ment with the MVM73 spacecraft.
(3) Enhancement of the relativity experiment during
superior conjunction of the MVM73 spacecraft.
(4) Demonstration of two-station tracking techniques
with X- and S-band (X/S) calibration for use by
VK75 and later missions.
(5) Maintenance of JPL technical leadership in ground-
based radio navigation.
The accomplishment of these advantages depends on
the timing of the implementation of the second X-band
station. It is very likely that the second X-band receiver
could not be made available for the prime MVM73 mis-
sion. However, as shown in Fig. 1, there are other impor-
tant events after the prime mission which could employ
the second receiver.
Figure 1 depicts a function, which is value divided
by risks versus MVM73 mission time. Value is defined
as the number of opportunities to exploit the two X-band
stations with the MVM73 spacecraft times the expected
information gained from each opportunity. Risk is in-
cluded, since the probability of spacecraft failure increases
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with mission time. There is also factored in the risk the
fact that the third Mercury encounter f? ENC 3) is
being only considered at present and is not an estab-
lished objective.
The first opportunity in the MVM73 Extended Mis-
sion occurs in June of 1974 when the MVM73 spacecraft
is occulted by the Sun. The relativity experiments planned
for this period could be greatly enhanced by two-station
tracking with the charged-particle errors removed by
X/S calibration. The next important demonstration op-
portunity is the time of second Mercury encounter. As
shown in Fig. 1, the spacecraft passes through zero
declination in early September 1974, and encounters
Mercury for the second time late in September. If two-
station tracking with X/S can be shown to overcome
zero declination and nongravitational force errors, then
this technique can heavily influence VK75 and later
missions. This will encourage future missions to request
the support of the Deep Space Network 64-m subnet
which will be eventually implemented with S-band re-
ceiving capability.
After the second Mercury encounter, there may be a
third encounter. However, zero declination occurs about
a month after the third encounter, making this encounter
less attractive and, of course, more risky, in terms of
spacecraft reliability, than the second.
Even after the third Mercury encounter there is still
the value of gaining experience with two-station X/S
tracking in preparation for Viking.
II. Navigation Demonstrations
The use of X/S with two-station tracking is intended
to overcome two types of problems. Problems in the first
group are referred to as navigational problems; those in
the second are data noise problems. The navigational
problems are:
(1) The uncertainty in the solar pressure on the space-
craft.
(2) The gas leaks from pressure tanks on the spacecraft.
(3) The singularity in the determination of declination
which occurs as the spacecraft passes through zero
declination.
Reference 1 discusses the problem of various naviga-
tional errors, such as nongravitational forces on the
MVM73 mission. Figure 2 is taken from Ref. 1 and
shows the effect of nongravitational accelerations at the
5 X 10~12 km/s2 level for the Venus encounter. As shown
in Fig. 3, the acceleration due to the uncertainty of
the solar pressure on the spacecraft could vary from
5 to 20 X 10'12 kmVs, depending on the actual distance
of the spacecraft from the Sun. Figure 3 was calculated
(by O. H. von Roos), using the Mariner 9 spacecraft area
and an uncertainty of 5% in the total solar pressure. The
actual uncertainties for MVM73 have yet to be deter-
mined. However, Fig. 3 is representative of the level of
uncertainty.
The acceleration on the spacecraft due to attitude-
control gas leaks can be represented by Fig. 4. Figure 4
(supplied by J. W. Zielenbach) shows the magnitude and
time of occurrence of random accelerations due to atti-
tude control gas leaks on Mariner 9 near the time of
encounter. Figures 3 and 4 show that the uncertainty
ellipse for nongravitational forces shown in Fig. 2 could
be much larger.
There are two techniques for solving the navigational
problems mentioned above. The nongravitational errors
(solar pressure and gas leaks) can be reduced by taking
two-way and three-way doppler simultaneously over a
very long baseline. Reference 2 describes how this data
type can help in this situation. The zero declination
problem is corrected by taking range from stations simul-
taneously or nearly simultaneously over a long baseline
where that baseline has a large north/south component.
In both cases, however, the success of the two-station
tracking technique depends on the quality of the data.
Figure 5 shows error bars for the components that cor-
rupt two-way versus three-way range. The error bars
show optimistic and pessimistic levels for each error.
Figure 5 also shows the same errors when X-band recep-
tion capability has been added. In almost every case,
there are improvements due to the additional information
provided by the X-band measurement of range. Appen-
dix A of Ref. 3 describes the details of the improvements
due to X-band. The improvement in clock synchronization
with X/S is based on the supposition that three-way
range can be used to solve for clock offset if charged
particle errors are eliminated. Three-way doppler will
help to maintain synchronization by measuring clock
drifts after clock offset is measured. This approach may
not work, but if three-way range data is taken with X/S
calibration we may find the technique which does mea-
sure clock offset and prove the scheme for use by future
missions.
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III. Charged Particles
The area of greatest improvement with the X-band
receiving capability is the charged-particle calibration.
Table 1 shows four different techniques for calibrating
the charged-particles present in the Earth's ionosphere
and the interplanetary space plasma. As indicated in
Table 1, X/S removes the charged-particle effect in both
media and provides calibration for both range and dop-
pler. The other three techniques are deficient in one
aspect or another. Faraday rotation measurements made
from geostationary satellites do provide a way for cali-
brating range and doppler due to ionospheric effects.
However, the space plasma is left uncalibrated. Using
Faraday rotation in conjunction with two-way minus
three-way differences is a complementary technique.
Since the space plasma is almost exactly common to the
two-way and three-way measurements, their difference
eliminates the error. However, the ionosphere is very
different, due to the different elevation angles and sea-
sonal conditions over the two tracking stations and must
be calibrated by local measurements.
To summarize the advantages of X/S calibration over
the other three charged-particle calibration techniques,
we take the X/S advantage over each of its competitive
approaches. The advantage of X/S over DRVID is that
X/S is potentially more accurate, and will provide a
range calibration, as well as a doppler. X/S has similar
advantages over Faraday rotation in that it is more accu-
rate. Besides this, the X-band receiver will be a fully
operational part of the Deep Space Network equipment
while the Faraday rotation polarimeter at Goldstone
DSCC is only an experimental unit of low reliability,
and the Faraday rotation data currently being received
from Australia is provided by an outside agency. Finally,
X/S has an advantage over two-way versus three-way
measurement for removing the space plasma effects. The
two-way versus three-way data could be used. However,
there are other navigational errors in this data which
might make it difficult to distinguish between charged-
particle errors and equipment delay differences. Conse-
quently, if the charged-particles are removed by X/S,
then the two-way versus three-way can be used to solve
for clock offsets and drift rates, free from the charged-
particle influence.
IV. Conclusions
The nongravitational forces, charged-particle effects,
and occurrences of zero declination shown in Figs. 1
through 6 are intended to show that the MVM73 mission
is an excellent opportunity to demonstrate the power of
two station tracking with X/S calibration which poten-
tially could improve navigational accuracy for the
MVM73 and future missions.
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Table 1. Charged-particle calibration
Area Calibration
X/S DRVID Faraday rotation 2-way — 3-way
Ionosphere Range and Doppler Range and Mot calibrated
doppler doppler
Space Range and Doppler Not calibrated Range and
plasma doppler doppler
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Computer Display and Entry Panel
S. S. Brokl
Communications Sysfems Research Sec/ion
The computer display and entry panel is a programmable high-speed numerical
display and entry device for use ivith XDS 900 series computers. It contains addi-
tional sense switch and sense light capability along with a system interrupt. This
type of device is expected to find application in troubleshooting DSIF minicom-
puters in the Network Repair Facility, in developing DSIF minicomputer software,
and as a status display device for the DSN Network Operations Control Facility.
I. Introduction
The computer display and entry panel (DEP) is an
auxiliary high-speed control panel for XDS 900 series
computers. The numerical information may be program
selected to represent octal or decimal numbers. The DEP
increases the number of sense lights and sense switches
available to the operator of the XDS 900 series computers
and adds one system interrupt. When the DEP is installed
in a XDS 900 series computer and its instructions are
included within a program, an operator has an easily in-
terpreted monitoring, entering, and testing device.
II. Problem
A method of displaying numerical information in real
time and altering that information is desired. The numeri-
cal information may represent octal or decimal numbers,
depending upon data requirements. The XDS 900 series
computers have a limited number of sense switches and
no sense lights; increasing the sensing capability will
enhance computer interactions. Such capability is widely
needed in the DSN. It will help troubleshoot minicom-
puters in the Network Repair Facility, when minis become
commonplace in the Network. The display capability will
facilitate standard minicomputer software development
and checkout as well. The DSN Network Operations Con-
trol Facility (NOCF) needs a permanent operational dis-
play system of low cost and minimum software burden.
Finally, this capability is needed to conduct DSN devel-
opment demonstrations and support flight project plan-
ning by conducting Planetary Radar experiments.
III. Hardware
The DEP (Fig. 1) is a simple program controlled device
that allows an operator to see numeric information pre-
sented octally or decimally or to enter numeric informa-
tion octally or decimally. The DEP also contains sense
lights and sense switches which can be used in a variety
of ways, such as to check the progress of large programs
or to sense changes an operator may wish to make within
a program.
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The display portion of the panel consists of eight HP
5082-7000 solid-state numeric indicators and a HP 5082-
7018 plus/minus sign. The display may represent eight
octal digits or eight decimal digits plus sign. The mode
octal/decimal is programmable and indicated by sense
lights at the center of the panel. The sign is not used in
the octal mode.
The entry portion of the panel consists of eight thumb-
wheel switches and a sign toggle switch. The entry mode
octal/decimal for the switches is program selectable and
is indicated by sense lights at the center of the panel. The
sign switch has no effect in the octal mode.
Sixteen sense lights and sixteen sense switches are pro-
vided at the bottom of the DEP. The lights can be indi-
vidually turned on or off by the computer program and
the states can be seen by both the operator and computer.
The states of the sense switches can also be seen by the
computer program so that test and skip commands can
be used in programming. The sense switches are not
buffered but are directly connected to a decoder. Care in
programming to insure that the switch bounce does not
interfere with the operation of the program should be
observed.
Two other items on the panel allow added convenience
to the operator. An interrupt push-button, which supplies
a 3.2 us pulse, and can be plugged into any open system
interrupt position on the system interrupt card. Also a
switch labeled "ST" is supplied. With ST in the ON posi-
tion, the computer start switch will reset the DEP dis-
play blanking all digits. With ST in the OFF position the
computer start switch has no effect on the displayed
information.
Figure 2 is a block diagram of the display and entry
panel. A pair of standard interface boards has been de-
signed for the PIN and POT slots of the XDS 930 com-
puter. The PIN card acts as a receiver buffer for the PIN
lines to the computer. The POT card acts as a buffer trans-
mitter for the POT lines from the computer. Figures 3
and 4 illustrate details of the PIN and POT interface cards.
As can be seen on the block diagram, signals flow from
the POT interface card to the DEP for decoding and con-
trol. Information to be displayed on the light emitting
diode (LED) display is stored in a 32-bit hold register and
selected by quad 2-input multiplexers for presentation as
octal or decimal numbers. Information to the computer
from the thumb wheel switches is similarly processed and
sent to the PIN interface card.
IV. Software
Table 1 is a list of EOM POT and EOM PIN instruc-
tions for displaying and entering octal or decimal num-
bers. The decimal numbers appear as two 24-bit words
•for eight numbers plus sign. The six low order numbers
are packed BCD. The two high order numbers plus sign
are packed BCD right justified with the sign appearing
at the most significant bit position of the 24-bit word. In
programming, for entering octal numbers, care should be
taken in not placing the thumbwheel switches on decimal
numbers, for these will be truncated and result in wrong
answers.
Table 2 is a list of EOMs for setting and resetting the
16 sense lights and a list of SKS instructions for testing
the set and reset states of the 16 sense lights and 16
sense switches. The position for the set state of the sense
switches is up, the reset state is down. Meta symbol
mnemonics are available upon request.
Programming of the interrupts is described in the XDS
930 computer reference manual. The interrupt can be
plugged into any one of the presently available system
interrupt positions so its priority and effects can vary as
ordered by the operator.
V. Conclusion
One DEP is permanently installed in the XDS 930 at
JPL. A second unit is to be installed on or before May 1,
1972 at DSS 13. A third unit is under construction and
planned for installation at DSS 14 before the end of 1972.
The DEP at JPL was used to aid in the 1971 Viking
Mars radar experiment range/doppler data reduction
because of its capability to display rapidly changing num-
bers. It has also been used to simulate time display of a
DSN station during program checkout. The DEP has been
used as a debugging and troubleshooting aid in new hard-
ware checkout, and in the development of new 930 soft-
ware. Finally, the DEP is an integral part of the 1972
Venus radar two-station tracking experiment.
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Table 1. EOM PIN and EOM POT instructions for
thumbwheel switches and numeric display
Followed
Instruction Code by Function
instruction
EOM 30021 POT
EOM 30121 POT
EOM
EOM
EOM
EOM
30221
30321
30421
30521
POT
PIN
PIN
PIN
Load octal: loads contents of
computer 'C register into DEP
select register and displays
the number.
Load decimal (low order): loads
contents of computer 'C'
register into DEP select register
and displays it as a 6-digit
BCD number.
Load decimal (high order):
loads the six LSB and "CO"
into the DEP select registers
and displays it as the two
MSDF and sign.
Load octal: loads the contents of
the thumbwheel switches into
the computer VC register as
an octaf number.
Load decimal (low order): loads
the contents of the six LSB
thumbwheel switches as a BCD
number into the computer
%C register.
Load decimal (high order): loads
the content if the two MSD
thumbwheel switches and sign
switch into the computers *C
register 'CO' and eight LSBs.
Table 2. EOM and SKS instructions for sense lights
and sense switches
Instruction Code Function
EOM 3XX21 Where xx equals octal numbers 20 through 37;
sets sense lights 1 through 16.
Where xx equals octal numbers 40 through 57;
resets sense lights 1 through 16.
SKS 3XX21 Where xx equals octal 00 through 17; skips if
sense lights 1 through 16 set.
Where xx equals octal 20 through 37; skips if
sense lights 1 through 16 reset.
Where xx equals octal 40 through 57; skips if
sense switches 1 through 16 set.
Where xx equals octal 60 through 77; skips if
sense switches 1 through 16 reset.
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A Note on the Griesmer Bound
L D. Baumert and R. J. McEliece
Communications Systems Research Secfion
Griesmer's lower bound for the word length nofa linear code of dimension k and
minimum distance d is shown to be sharp for fixed fc, when d is sufficiently large.
For k — 6 and all d the minimum word length is determined.
\. Introduction
Denote by n (k, d) the smallest integer n such that there
exists an (n, k) binary linear code with minimum distance
at least d. In 1960 Griesmer (Ref. 1) proved that
n (k, d) ^  2 \d/&~\ (see footnote 1) (1.1)
i=o
and showed that for certain values of k and d the inequal-
ity (1.1) was in fact an equality. In 1965 Solomon and
Stiffler (Ref. 2) simplified Griesmer's proof of (1.1) and at
the same time generalized it to linear codes over an arbi-
trary finite field GF (q), where it takes the form1
(1.2)
1Actually these bounds were obtained in the form
n(fc ,d)^ Vd,
i =0
where do = d and
It is easy to see, however, that
More important, however, Solomon and Stiffler introduced
the notion of "puncturing" a (qk — 1, k) maximal-length
shift-register code and showed that for many more values
of k and d equality holds in (1.2).
In this note we shall use the technique of puncturing
to show that for fixed k, when d is sufficiently large the
Griesmer bound (1.2) is sharp. That is, we will show that
for each k there exists an integer D (k) such that if
d^D(k), then
n(k,d)
As a matter of fact we will only prove this for q = 2,
the extension to general q being easy but notationally
awkward.
We shall use the notation
in the rest of the paper.
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II. The Theorem of Solomon-Stiffler
Let Vfc denote a fc-dimensional vector space over GF (2).
Let Si, S2, • ' • , S< be subspaces of VK of dimensions
ki, k2, • • • , kt such that no element (except 0) of Vk is
contained in more than h of the Si's. Then Solomon and
Stiffler showed that there exists an (n, k) binary linear code
with minimum distance d, where
Then
2 fci^
and so by the results of Solomon-Stiffler quoted in Sec-
tion II, n (k, d) = g(k, d).
and
n = h (2" - 1) - 2 (2*< - 1)
i =1
^hZ"-1 - 2 2*'-1 = d' (see footnote 2)
Furthermore if the kt are distinct, n = g(k, d') and so the
code is length-optimal; i.e., n (k, d) — g (k, d). Finally they
showed that a sufficient condition for the existence of such
subspaces S4 is that
III. Main Result
THEOREM: For each k there exists an integer D(k) such
that n (k, d) = g (k, d) if d^D (k).
Proof: We show that
will do. Write
where 1 ^  d0 ^  2"-1. Then if
it follows that
Next we write 2*"1 — d0 in its binary expansion
2*-1 - d0 = 2 2*'-1 0 < k < k2 < • • • < kt < k
2It can be shown that d = d' unless the dual subspaces Si1 com-
pletely cover V*.
IV. Numerical Results:
We have been able to calculate the exact values of
n(k,d) for k ^  6 and all d. It turns out that the value
D<*) = P"1! 9'
-\ 2 r1
given in our theorem is extremely conservative; for ex-
ample for k = 6 our theorem only guarantees that if d^96,
n (6, d) = g (6, d), while d ^  20 would do. Much of this
disparity arises from our use of the very weak sufficient
condition
for the existence of subspaces S,, S2, • • • , St.
Thus consider the example k = 6, d = 35. Examining
the proof in Section 3, we write 35 = 3 + 1 • 32 (h = 2),
and 32 - 3 = 29 = 24 + 23 + 22 + 2°. Thus we need to find
subspaces of V6 dimensions 5, 4, 3, and 1 which cover each
nonzero vector of V6 at most twice. Since 5 + 4 + 3 + 1 =
13 > 6 • 2, the condition of Solomon-StifHer does not apply.
However, if the vectors of V6 are coordinatized x =
(Xi,x2, • • • ,x6), consider the following subspaces:
Sj = {x:Xi = 0}
52 = (x:x2 = x3 = 0}
53 = (x:x4 = x5 = o:6 = 0}
dimensions
dimension 4
dimension 3
S4 = {111111 and 000000} dimension 1
These subspaces have the desired property of covering
each nonzero vector at most twice, and so n (6, 35) =
g(6,35).
However, even if we knew exact necessary and suffi-
cient conditions for the existence of the subspaces Si, we
would not always get the best possible code. For k = 6,
d = 17 we would need subspaces of dimensions 4, 3, 2,
and 1 which covered every nonzero element at most once;
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but it is easy to see that any two subspaces of dimensions 4
and 3 in W must share at least one nonzero vector. Thus
the Solomon-Stiffler results could not yield a (37,6) code
with d = 17. However in his original paper (Theorem 5)
Griesmer gave a construction which yields such a code.
We conclude the paper with a table of those values of
k and d with k ^  6 for which n (k, d) > g (k, d) (Table 1).
The column labeled "comments" explains how we calcu-
late n (k, d). "HB" means that the Hamming bound forces
n (k, d) > g (k, d}. "Search" means that a computer search
found no codes of length g(fe, d). An entry like "n(5, 3)"
refers to the bound, proved by Griesmer, that
Thus if n (k - 1, [d/2~]) > g (k - I, [d/2~\), then n (k, d)
> g (k, d) as well. We only list odd d because of the rela-
tionship n (k, d) = n (k, d + 1) — 1 for odd d.
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Table 1. Values of k and d with k ^  6 for which
n (k, d) > g (k, d)
It
s
5
6
6
6
6
6
6
6
d
3
5
3
5
7
9
11
13
19
g<k,d)
a
12
9
13
16
21
24
28
40
n (It, d)
9
13
10
14
17
22
25
29
41
Comments
HB; (9,5) = (15,11) Hamming shortened
Search,- (13,5) = (15,7) BCH shortened
HB; (10, 6) = (15, 11) Hamming shortened
n (5, 3); (14, 6) = (15, 7) BCH shortened
n (5, 4); (17, 6) — (23, 12) Golay shortened
n (5, 5); (22, 6) found ad hoca
n (5, 6); (25, 6) found ad hoc"
Search; (29,6) = (31,6) RM minus 2
columns
Search; (41,6) = S.-S. construction w. dims.
3,3,3, 1. (h = 1).
aTake as columns in the generator matrix the 6-place binary expansions
of: 2, 3, 4, 6, 8, 9, 11, 12, 16, 17, 20, 21, 26, 32, 33, 38, 44, 51, 58,
61, 62, 63.
"Take as columns 1, 1, 2, 4, 6, 8, 10, 13, 16, 18, 21, 27, 28, 31, 32, 34,
37, 43, 45, 46, 53, 54, 57, 58, 60.
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On A Communications Strategy for Channels
With Unknown Capacity
S. Butman
Communications Systems Research Section
When the capacity of a channel cannot be determined in advance, or if it can
change unpredictably, there is a problem in selecting the rate of transmission. On
the one hand, a design for the worst case prevents recovery of large amounts of
data when the situation is better than anticipated. On the other hand, a design
based on optimistic assumptions is threatened by total failure when the conditions
are bad. This article discusses a strategy that covers the in-between range of pos-
sibilities, and its implementation on Mariner-type telemetry systems. It is shown
that large increases in expected data rate can be obtained at the cost of small
reductions in the minimum rate. Final decisions are made on the ground after all
the data are received.
I. Introduction
In this article we shall be concerned with the question of
how to maximize the expected data return when the chan-
nel capacity cannot be predicted in advance. An example
of this type is a planetary entry probe to Venus or Jupiter,
whose atmospheric transmission characteristics are not yet
fully known. And even if they were known, these trans-
mission characteristics would be subject to unpredictable
changes due to planet weather and/or entry trajectory.
II. A Two-State Channel
Consider a situation where it is known that the channel
capacity will be either 10 bits/s or 100 bits/s. Furthermore,
suppose that the probability of 10 is A so that the proba-
bility of 100 is A = 1 — A. Also, suppose that the above
information is all that is known prior to launch of a space-
craft whose mission is to explore the atmosphere of a
planet by means of an atmospheric entry probe that burns.
At what data rate should the probe transmit? No com-
munication is assumed from Earth to probe, and final data
rate decisions must be made on the ground, after all the
data are in.
III. The Conservative Strategy
A conservative strategy is based on the knowledge that
transmission at a rate greater than channel capacity is im-
possible. Thus, if a transmission rate of more than 10 bits/s
is adopted and the channel capacity turns out to be only
lObits/s no information will be received. Consequently, to
prevent a calamity, the conservative approach is to trans-
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mit at 10 bits/s (we define channel capacity as the rate
achievably with known coding/decoding schemes). Un-
fortunately, this scheme provides only 10 bits/s even when
the capacity turns out to have been 100 bits/s. The trans-
mitter cannot determine the channel capacity and adapt
its rate, as assumed, because of the short duration of the
mission and minimum complexity of the probe. The ex-
pected rate is the same as the minimum rate: E [R] =
Rmin = 10 bits/s.
IV. The Aggressive Strategy
An aggressive or gambling approach is to hope for the
occurrence of the 100 bit/s situation and elect to transmit
at the maximum rate. However, even if the probability A
of this eventuality is high, say 0.9, there is still a 10 per
cent chance that the capacity will be 10 bit/s and no data
will be received.
In general, the expected data return is
E [R] = 100 bits/s X (probability capacity = 100 bits/s)
+ 0.0 X (probability capacity = 10 bits/s) = 100A
10a + lOOa if capacity is 100. The expected rate is,
therefore,
E [R] = (10a)A + (IGa + lOOa) A
= 10a + 1005A
and the minimum rate is guaranteed to be
Rmin — 10«
Continuing the example with A = 0.1, if we can accept an
Rmin = 9.0 we will obtain E [R] = 18; i.e., an 80% expected
improvement for a 10% risk with a 90% chance of 19 bits/s.
In general, letting C± and C2 designate the low and high
capacity values, we have the expected rate vs the guaran-
teed minimum rate
E [R] = ad + a\C2
Rmin = aCi
(1)
Equation (1) effectively summarizes our three strategies
and is plotted in Fig. 1, that of the conservative corre-
sponds to a = 1, hence E [R] = Rmin, while a = 0 yields
the gamblers approach E [R] = AC2, Rmln = 0.
Thus, if A = 0.9, E [R] = 90, which is much higher than
the guaranteed 10 bits/s of the conservative strategy.
Although the expected return is now much higher, the 10%
possibility of a total failure is, to say the least, disquieting,
and almost surely unacceptable; even 1% is probably
unacceptable.
V. The Prudent Strategy (a-strategy)
In the above examples we have seen two extremes of
system design. The question that remains is whether it is
possible to eliminate the risk of the gambler as well as the
regret of the faint-hearted conservative. It turns out that
a trade-off is possible. If one is willing to accept a guaran-
teed rate less than 10 bits/s it becomes possible to receive
at a greater rate when the capacity is 100.
One method for achieving this intermediate state is to
time share the rates. The transmitter is designed to trans-
mit at 10 bits/s for a fraction or of the time and at 100 bits/s
for <F= 1 — a of the time. Another way is to allocate the
total power P in the above proportions to two subcarriers,
one modulated by high rate data using a" of the power, the
other by low rate data using a of the power. Now, the
received data rate is 10a if the capacity is 10 but it is
VI. Extension to Multiple Rates
We shall now find that the a-strategy of transmitting at
two rates is optimal even when the number of possible
rates is greater than two, provided we restrict ourselves to
time-sharing and only constrain the minimum rate. If we
restrain rates, also if intermediate conditions occur, then
we get a linear programming problem.
Consider a channel with capacities C ^ ^ C z — - - - ~ Cn
occurring with probability P (Ck) = Ajt. If we allocate the
transmission rates in fractions a* per C\ the expected rate,
for a fixed «1; is
E [R] = X^ctiCi + A2 (ajCi + a2C2)
+ ' ' ' + AB (tfiCi + a2C2
= 2 x* 2 «iCi
anCn)
= aiCi + 2
^a,C1 + (1 - ai)max
Jiuil
Li = * J
laxjCfc 2 Xil
>1 L i=fc J
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The maximum is achieved by allocating the fraction
(1 — ai) for transmission at the rate Copt = Cm such that
Cm{\m +.Xm+1 + • • • + An)^Cfc(Ajt + A*+1 + • • • + An)
for all k > 1. The fraction ai is, as before, determined
solely by the minimum rate Rmin = a-id.
VII. Equivalent and Mixed Strategies
Note that the strategy may not be unique because the
function
Ck 2 Ai
»=fc
may achieve the same maximum for two or more (say M)
values of k. In this case there will be an infinite set of
equivalent strategies to achieve the maximum expected
rate, of which at least M are two-rate strategies. For ex-
ample, suppose that
C2(A2 An) = Cm(Am + Am+l An)
for all k > 1, k ^  2, m; then
max E [R] = a.1C1 + (1 - ttl) C2 2 **
— ^ / ° _ L / 1 \ / ^ ^ * \
— «iOi T (1 tti) l*jm 2j A.fc
(1 - Rm,n/C l) to C2 and /3 (1 - Rmin/Ca) to C3. Next, we
note, on the one hand, that the probability of receiving
more than the minimum rate is
Pr (R > Rmln} = (1 - /3){A2 + A3) + /?A3
=:
 A2 "f" AS — jffA2
^ A2 + A3,
and this probability achieves a maximum for ft = 0. On
the other hand, the probability of receiving at the highest
rate (should it occur) is now nil. Thus, if we wish to
minimize the probability of missing the high-rate situation
we should consider
Pr {R C3] = 1 - £A
^ 1 - A3)
which is minimal when j8 = 1.
It is now evident that by varying /? we can vary the
apportionment of medium and high rate possibilities with-
out affecting the maximum expected rate. (It is possible to
present arguments for or against any such combination.)
The most convincing case against mixed strategies, how-
ever, is that they require a greater variety of transmission
rates, and thus, higher cost and other unavoidable losses,
e.g. crossmodulation for frequency multiplexed channels
or frame synchronization for time shared channels.
* 2
(l- /8)Cm 2
where 0^/3^1. Therefore, the set of optimal strategies
is { «1; a.z — (1 — «) /? «m = (1 — ttl) (1 — /?) } for any /3 in
[0,1], and there are two strategies which can be realized
by transmission at only two rates, viz., Ca and C2, or Ci
and Cm, (/? = 0 and /8 = 1). The rest require a mixture of
the above two and transmission at Cj, C2 and Cm.
VIII. Higher Order Strategies
When faced with a situation which can be achieved by
means of a mixed strategy it is possible to employ the
previous ideas to select a unique strategy on the basis of
secondary preferences. This is best seen by an example:
suppose d < C2 < C3 and C2 (A2 + A3) = C3A3. For this
case we can achieve the maximum expected rate
while ensuring a minimum rate by allocating (1 — /?)
IX. Channels with a Continuum of Capacities
We conclude this topic by noting that the two-rate strat-
egy is also valid for channels with capacity CE [C1; oo ] and
an associated probability distribution F (C) = Pr {x < C).
In this case
E [R] = Rml l l + (1 - Rmln/Cl) sup [C (1 - F (C))]
C
and the value of C which achieves the supremum is the
maximum transmission rate for us.
X. Implementation on Mariner Type Telemetry
Systems
Mariner-type telemetry systems are particularly suited
to the implementation of an «-strategy because they have
been designed to transmit at two independent rates simul-
taneously, provided carrier phase coherence can be main-
tained. However, of the total power transmitted, some
must be dedicated to a carrier phase reference, and some
is lost due to crossmodulation between the two channels
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(Ref. 1). Since the crossmodulation loss is absent in the
case of a single channel, it must be included in the evalua-
tion of a two channel strategy as a reduction of channel
capacity.
The total power is
where Pa, Pt are the power allocations for the two chan-
nels, PC is the carrier reference power and Pcm is the cross-
modulation power. The crossmodulation power depends
on the modulation scheme as well as upon Pa, PI and Pc
as follows:
* cm —
min (Pa, P») PC
max (Pa, P;,)
for conventional PSK/PCM/PM
Since PaP,, = min (PaP&) max (PaP&) we have, from above,
that Interplex is preferable when Pc — max (PaPs), other-
wise the conventional modulation scheme is better.
Now we shall be concerned with the quantity
P = Pa + P6 + Pcm
which represents the maximum amount of power the sys-
tem can transmit as data, as, for instance, in the case of a
single channel where Pcm and either Pa or P& is zero. The
practical capacity of the channel is C = (P/N) X const
where 2V is the spectral density of additive Gaussian white
noise and the constant is about 0.4 for practical encoding/
decoding schemes. We are supposing that for one reason
or another this channel capacity is either C\ with proba-
bility X or C2 > G! with probability 1 — X = X. This may
be due to changes in the strength of the noise (or lack of
prior knowledge thereof), or fading of signal strength due
to mispointing of the transmitting antenna, caused by
meteor impact, or, when entering a planetary atmosphere
slowing due to gusts.
The power allocation called forth by the a-strategy
P0 = a(P-P c m)=aP(l-P c m /P)
P» = 1 - «(P - Pcm) = «P (1 - Pcm/P)
Therefore, in the case of Interplex modulation,
is
where
A = Pe/P,
and, in the case of conventional PSK/PM
- A) / (1 + 2V^ i
A rz / A v1 -f ——- —
 A /—r + I -^—^ ) otherwiseZiCtct \ act V ZiCta i» "•»"• \ *->•"• f
The above expressions for Pcm/P must be included in plot-
ting the "operating characteristics" (E [R] vs Rm i n) of the
a-strategy, since
for Interplex modulation (Ref. 1) and
E [R] = (od.+'ASC,) (1 - Pcm/P)
"rain — aC± (1 Pcm/P)
PCm min (a, a)
~^~
 =
 A-
max (a, a)
Figure 2 is a sample plot of the operating characteristics
for the case Ct = 10 bits/s, C, = 100 bits/s and X = 0.1.
It is important to stress that the operating characteristics
of Fig. 2 compare only the efficiency of systems with the
same net power P = PT — PC- This is done because the
carrier reference power has, until this writing, been set by
doppler navigation considerations beyond the control of
the telemetry systems engineer. Keeping this in mind it is
evident that the overall system efficiency (Pa + PI)/PT
decreases as A increases in both single channel and double
channel systems.
Under most normal conditions, however, A is small
(A < 0.2) and Interplex modulation becomes almost as
good as ideal time share and may even be better after
provisions for timing sync in time share are taken into
account.
We conclude this section with an example based on
Fig. 2, with A =0.1, which shows that an a-strategy using
two-channel Interplex increases the expected data rate
from 10 bits/s of the conservative design (maxRmin) to
23 bits/s if we can accept a minimum guarantee of 8 bits/s.
Moreover, the probability of achieving this 3 + dB gain is
90%. Had C2/C! been equal to 100 the gain would have
been in excess of 12 dB.
XI. Conclusion
This article presented a practical approach toward im-
proving the cost effectiveness of deep space telemetry sys-
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terns for missions in which the transmission rate cannot be
ascertained in advance, or altered after launch. The key
idea is to back off from the maximum data rate in the
worst case in order to have some facility for high rate
transmission in case conditions are better.
We conclude by noting that the approach presented
here appears to be applicable to situations where the state
of the channel may require different signaling methods,
i.e., in one state, non-coherent communications may be
required while in other states coherent communication,
with or without coding, may be possible; or, non-coherent
transmission may be required in all cases. The latter could
occur if carrier frequency and/or phase synchronism can-
not be maintained due to rapidly varying doppler, as when
approaching a planet.
Another possibly fruitful endeavor is the development
of signaling schemes that can be decoded not only at high
rates when conditions are favorable, but, also at low rates
to recover part of the transmitted data when conditions
are adverse.
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Hiding and Covering in a Compact Metric Space
R. J. McEliece and E. C. Posner
Communications Systems Research Section
This article studies the relationship between games of search on a compact
metric space X and the absolute epsilon entropy I(X) of X. The main result is
that I(X) = —log v*L, v'L being the lower value of a game on X we call "restricted
hide and seek."
\. Introduction
Let X be a set, S a collection of subsets of X with
U S = X. The two-person zero-sum game "hide and seek"
G(X,S) is played as follows. Player 1 (the "hider")
chooses a point x€X, and player 2 (the "seeker") chooses
s&S. If x£s, player 1 pays player 2 one unit; otherwise
no payoff occurs. Let us denote the value of this game,
if it exists, by v. (We assume that X has enough struc-
ture so that mixed strategies can be defined.)
Now, for each integer N, let CN be the smallest integer
such that the cartesian power XN can be covered with
CN sets from SN, and let
c = lira c]/N
N-tx
The main theorem of a previous paper (Ref. 1) was that
if X is finite, v = c"1. It is the object of this article to
study the relationship between v and c when X is a
compact metric space, and S is the set of closed spheres
of radius e.
Our first main result (Theorem 1) is that in this
situation, the game G still has a value. For finite X,
von Neumann's fundamental theorem on finite two-
person zero-sum games immediately implies that v exists,
and so in Ref. 1 this problem did not arise.
Our second main result is that c = tr1 is not true in
general, but rather that c = (u*)'1, where u* is the best
expected gain the "seeker" can guarantee himself when he
must restrict his sets to a finite subset of X he has chosen
in advance. It is always true that v* < u, and for a fixed
X, u* — v except for at most countably many values of
e. In Section IV, however, we give an example of a
compact metric space for which v* < v. In Section V,
we prove that c = (u*)'1.
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These problems arise in information theory. The
logarithm of the limit c is the least average number of
bits per sample necessary to describe X modulo S; i.e.,
to identify an s containing x, when block coding is
used, and when there is no a priori probability distri-
bution on X. We shall show at the end of Section V
that —log v represents the maximum, over all Borel a
priori probability distributions on X, average number of
bits per sample necessary to describe X to within an
ambiguity of e, when variable-length coding is used.
Thus, when t> = c"1 (the usual state of affairs in spite
of our counterexample), there exist probability distri-
butions on X which render variable-length coding
useless.
II. General Hide and Seek
If the hider chooses his point x according to a prob-
ability distribution A on (a Borel field containing the
points of) X, we say he uses strategy A. Similarly a
strategy p for the seeker is a probability distribution on
(a Borel field containing the points of) S. Let E =
{{x,s):xE:s}, a subset of the product space X X S. The
expected value of the payoff, given that the hider plays
strategy A* for the hider as that strategy which always
A. X /A being the product measure induced by A and /*
on X X S.
If the hider uses a fixed strategy A, then from his
point of view the worst possible expected payoff is
sup u(A,/x)
Hence he will choose a A which makes
sup u(A,/x)
It is an easy exercise to show that VL < vUf If it happens
that vr, = vv, we denote this common value by t>(X,S),
and say that the game G(X,S) has a value. If the game
has a value, then for every -q > 0, there exist strategies
A and ju, such that if the hider plays A, his expected loss
is <u(X,S) +1] no matter how the seeker plays, and if
the seeker plays ,u, his expected gain is >u(X,S) — ^
no matter how the hider plays. If it happens that there
exist strategies A for the hider which guarantee an
expected loss no greater than v(X,S), these strategies are
called optimal strategies. Optimal strategies for the
seeker are defined similarly.
There is another form of the definitions of Vu and VL
which will be useful in what follows. By the definition
of product measure we can write U(A,JH) as either of the
integrals
= / /t(star(x)) d\
Jx
= I M»)Js
(3)
where star(x) = {sE.S \x£s}. Now if we define the pure
strategy A* for the hider as that strategy which always
chooses x; i.e., \(x) = 1, A(x') =0 if xf^x, we see that
^(star(x)) = u(Aa;,ju). Similarly, if /*,„ is a pure strategy for
the seeker, \(s) = v(x,/j,s). Thus from Eq. (3), we obtain
the estimate
u(A,/x) < sup A(s) = sup u(A,j«.s)
Hence, for a fixed A,
sup t>(A,/x) = sup «(\,/i.)
as small as possible. Thus we define the upper value of
G(X,S) as
t>u(X,S) = inf sup u(A)A<.) (1)
A. V.
Similarly the seeker will choose a /u, which makes
inf u(A,M)
w
as large as possible, and we define the lower value of
G(X,S) as
vL(X,S) = sup inf tj(A,ju)
u A
(2)
and so
and similarly
uD(X,S) = inf sup A(s)
A s eg
vL(X,S) = sup inf ^(star(x)
li xex
(4)
(5)
Let us remark finally that if the set X is finite, it is a
consequence of the fundamental theorem of finite two-
person, zero-sum games that G(X,S) has a value (Ref. 2,
Chap. 7).
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III. Hide and Seek in a Compact Metric Space
For the remainder of the article, X will be a compact
metric space, and S will be the set of closed spheres1 of
radius e for a fixed e: se(x) = (yE.X:d(y,x) < e}. This
game is denoted by G(X,e). In this case strategies for
the hider and the seeker will both be Borel probability
distributions on X, since the seeker need only specify the
center of the sphere he wishes to select. In the product
space X X X , the set £ = {(x,y): d(x,y) < e}, and for
strategies A and /x, u(A;1u) = (A X /*)(£). Before proceed-
ing we need a result on weak convergence.
Let B(X) be the space of all Borel probability distribu-
tions on X, and C(X) the space of real-valued continuous
functions on X. The topology of weak convergence on
B(X) is defined as follows (Ref. 3, Chap. II): /^-»/x in
B(X) if for every / & C(X) / fdpn -» / frfM. B(X) is compact
in this topology (Ref. 3, p. 64), and if F is any closed
subset of X and /tn .-»/*, then (Ref. 3, p. 40)
> lim sup nn( (6)
We now consider probability distributions on the
product space X X X . The following proof, as are all
proofs in this article, is omitted.
LEMMA 1. If i*.n -> /* and A,, -» A, then /j.n X \n —> /x X A.
LEMMA 2. If An—> A and /x,,—»ju., then
W(A,/*) > lim sup u(A;i,/xn)
n —> oo
We now have the main theorem of this section.
THEOREM l.'G(X,e) has a value v(e) which is continuous
from above.in €, and the seeker has an optimal strategy.
For every 8 > 0 the hider has a strategy with finite sup-
port which guarantees that he loses no more than v(e) + S.
The set of optimal strategies for the seeker is closed in
the topology of weak convergence.
We conclude this section with three examples which
show the necessity of certain of the hypotheses in Theo-
rem 1.
Example 1. The hider need not have an optimal strat-
egy. X will be a countable subset of the unit circle,
under the geodesic metric. Let xn — exp (irt/2n+1). X will
consist of the points ±xn, ±ixn for all n. Then X is
closed and so compact. Let e = w/2; for each *EX we
adopt the abbreviation s(x) = s*/2(x). Then if the seeker
plays ±1 each with probability 1/2, his expected gain
against any pure hider's strategy will be > 1/2 and so
VL > 1/2. On the other hand if the hider uses the strategy
A.v defined by \x(x) = 1/2N for x — ±xlt ±x2, • • • , ±XN;
AW(*) = 0 otherwise, then Aff(s(x)) = 1/2 + 1/2N if x =
±ixn for some n < N; Ay(s(x)) = 1/2 otherwise, and so
the hider's expected loss is < 1/2 + 1/2IV for any pure
seeker's strategy. Thus vv < 1/2 + 1/2N for any N, and
so G(X,ir/2) has value 1/2. If, however, the hider had an
optimal strategy A, A(s(x)) < 1/2 for all x e X, then it
would follow from A(s(x)) + A(s( — x)) = 1 + \(ix) +
\( — ix) that \(ix) = A( — ix) = 0 for all x&X, a contra-
diction.
1However, the results in this article also hold when S is the set
of closed sets of diameter < e.
Example 2. The set of optimal strategies' for the hider,
if nonempty, need not be- closed. Let X be the closed
interval [0,4] under the usual metric, and e = 1. Then
u(X,e) = 1/2, and if A,, is the strategy An(0) = An(2 + (1/n))
= 1/2, A,, is optimal for all n > 1. However A n —»A where
A(0) = A(2) = 1/2, but A itself is not optimal since if the
seeker always picks the sphere centered at 1 his gain
against A is always 1.
Example 3. The seeker need not have finitely based
nearly optimal strategies such as the hider has; i.e., it is
possible that there exists 8 > 0 such that if /j. is any
finitely based strategy (a probability distribution on X
which is zero outside a finite subset of X), then ^(s£(x))
< v(f) — 8 for some x&X. This example is best under-
stood in the context of a. game we call "restricted hide
and seek," introduced in the next section, so we postpone
it until then.
IV. Restricted Hide and Seek
In restricted hide and seek, before play begins the
seeker is required to choose a finite subset X' of X (un-
known to the hider) and then must always choose a
sphere of radius e whose center is in X'. Of course, a
referee who knows X' will be needed to keep the seeker
honest, since there is no way the hider will be able to
tell whether or not the seeker is staying in X'. We de-
note this game as G*(X,e) and define u* (e), u*.(e) as in
Section II. Let
v(f. —) = limu(e')
e' t e
LEMMA 3. u (e—) < o*(e) = «(e).
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LEMMA 4. vL(e) = v(e) with at most countably many
exceptions.
If X has only two points x,y and d(x,y) = 1, then
u(X, l-) = l/2 but v(X,l) = u*(X,l) = 1. It is much
more difficult to give an example which shows that «*
may be strictly less than VL. We now mention such an
example. Details are omitted.
Example 3. There exists a compact metric space X
such that v(X,l — ) < u* (X,l) < t>(X,l). Let C be a circle
of circumference 4, d the geodesic metric on C, and let
HO be the space of closed subsets of C under the Haus-
dorff metric d':
We assert that (X,d) as defined above is indeed a com-
pact metric space, but omit the tedious verification that
d satisfies the triangle inequality. Compactness is best
verified by checking sequential compactness, which is
equivalent to compactness for a metric space. The space
X is sketched in Fig. 1, topologically embedded in three-
space.
It can be shown that
Details are omitted.
d'(E,F) = max (max min d(e,f), max min d(e,f)~)
e e E f e p / e F
 e s E
Hc is a compact metric space under d' (Ref. 4). The set
Z of all closed subsets of C of legesgue measure 2 is a
closed, hence compact, subspace of Hc and is therefore
separable. Let (Bi} i > 1} be a countable dense subset of
Z. No finite subset {bk} of C has the property that every
Bi contains a £>&. For (bk} can be covered by an open set
of arbitrarily small lebesgue measure and so there exists
a set BeZ and do > 0 such that d(B,bK) > d0 for all k.
Thus a Bj such that d'(B,Bi) < d0 cannot contain a fos.
The space X of this example will have C as a sub-
space, the metric restricted to C being the geodesic
metric. It also contains points a\a^ i > 1, where
d(a,c) = 1 for c E C
d(a,di) = 2-*
d(ai,aj) = | 2-* - £-' |
d(aitc) = 1 + min (d(Bi,c),2-i-1) for all c£C
In addition X contains three points c£,c£,c£ which are to
be thought of as outside the circle C and equally spaced
in angle. The point on C closest to c\ is labeled Cj. The
metric is extended as follows:
A(c\,a) =
d(c'i,c) =
= - for all i,j.
7 1
- + d(d,c), if d(d,c) < -
fore EC
V. Absolute Epsilon Entropy
Let us use the term "e-set" to describe a subset of a
compact metric space which is contained in some sphere
of radius e. The epsilon entropy Hf(X) is then defined
to be log2A/, where X can be covered with N c-sets, but
no fewer. H£(X) can be interpreted information the-
oretically as the minimum average number of bits per
sample needed to describe X to within an error of at
most e.
If (Xi,di), i = l,2,---,n, are compact metric spaces,
we shall make the cartesian product Xj X X2 X • • • X Xn
into a compact metric space by defining
d((*V ••,*„), (tf,- • -X,)) = max d(xiXi)
i
With this definition, products of e-sets are e-sets and pro-
jections of e-sets onto the coordinate spaces X4 are e-sets;
hence it is a suitable definition for dealing with uniform
approximation. If Xi = X for all i, we shall write X"
instead of Xj X • • • X Xn.
The absolute epsilon entropy Ie(X) is defined by
J£(X) = lim - H€(X»)
in —±. rf. * *
That the limit exists is a consequence of the simple
property He(Xn+m) < Hf(X») + Hf(Xm). 7e(X) can be inter-
preted as the minimum average number of bits per
sample needed to describe X to within € when an un-
limited number of samples can be stored prior to trans-
mission.
Theorem 2, the main result of this article, identifies
Ie(X) in terms of the game "restricted hide and seek."
THEOREM 2. Ie(X) = -log c* (X;e).
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Theorem 2 requires two lemmas.
LEMMA 5. He(X) = -log «*L(X;e).
LEMMA 6. v'L(X X Y,e) = t^(X,eK(Y,e).
We conclude the article with two corollaries to
Theorem 2. Let p be a Borel probability measure on X,
and let He;p(X) be the infimum of over all partitions
each Aj being a Borel e-set of X, of the Shannon entropy
H<r;p is called the f,p entropy of X (Ref. 5). Also define
the absolute e;p entropy of X by
p" being the product measure induced on X" by p.
L;P(X) then represents the minimum average number
of bits per sample necessary to describe X with an error
not exceeding e, with p as the c priori probability dis-
tribution on X, when arbitrarily long variable-length
codes are used. Combining Theorem 2 with Theorem 2
of Ref. 1, which had —log u(X,e) = sup /e;P(X), we
conclude: "
Corollary 1.
L(X)=supI(,p(X)
whenever «* (X,c) = t?(X,e); in particular equality holds
for all but at most countably many e.
Hence most of the time "nature" can choose a p on X
which is so "bad" that prior knowledge of p could not
be used to increase the transmission rate.
Our final result is a simple consequence of Theorem 2
and Lemma 6, and tells us that one cannot save anything
by encoding two sources simultaneously:
Corollary 2. I((X X Y) = 7£(X) + 7£(Y).
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Fig. 1. The space X of counterexample 3
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New Hardware Realizations of Non-Recursive Digital Filters
S. Zohar
Communications Systems Research Section
Analysis of the bit-level operations involved in the convolution realizing a
non-recursive digital filter leads to hardware designs of digital filters based on
the operation of counting. Two distinct designs are outlined: The first one is
capable of very high speed, but is rather expensive. The second one is quite slow,
but has the advantages of low cost and high flexibility. The basic designs con-
sidered utilize fixed point representation for the data and filter coefficients.
Variants which allow floating point representation of the coefficients are also
described.
I. Introduction
Digital filters are fast becoming an important element
in all DSN data handling systems. They are particularly
advantageous in systems which are digital throughout.
In many applications they also offer significant reduc-
tions in data storage requirements.
Consider a filter which transforms its input time func-
tion ^(t)1 to the filtered time function rj(t). A non-recursive
digital filter simulates such a filter by computing samples
of the filtered signal,
(1)
from samples of the input signal,
& = t(kr.),
according to the formula
AT-l
(2)
(3)
'All quantities dealt with in this paper are real.
in which the coefficients a* are obtainable from the filter
transfer function.
There is a growing need for special-purpose machines
that would implement such a filter. Particularly attractive
here are machines that would produce filtered output
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samples at the rate input samples are generated in the
data acquisition environment.
An obvious strategy in realizing such a machine is to
compute rfm via the following rephrasing of Eq. (3):
Pmk —
K-l
k=o
(4)
that is, the desired output, i/m, is evaluated through the
intermediate entities Pmk which require the use of a mul-
tiplier.
We propose here a different strategy in which the
intermediate entities are obtained by counting. Our main
purpose in this paper is to survey the various possible
designs implementing this strategy. Interesting and prom-
ising designs are indicated in the high-speed high-cost
category as well as the low-speed low-cost class. The
paper is organized along the following lines: A master
design is developed in Sections II and III. This design
serves as the starting point for developing two different
basic designs in Sections IV and V. Section IV presents
a high-speed design involving high cost. Section V is
devoted to an inexpensive low-speed design. Several
variants of these two designs are also considered.
II, The Master Design
Let us assume (temporarily) that the data and coeffi-
cients satisfy
f \ (\ fK\
ci- CLt- ^  VJ 101^in,j *™n 1__ \ /
This assumption simplifies the presentation of the main
features of the master design and will be removed in
Section III.
In representing 6t, «* in the machine, we assign Jx bits
to each input data word and Ja bits to each coefficient.
Denoting by primes the truncated versions of &, o& con-
sistent with the finite Jz, /„, we represent the data and
coefficients by the integers xk, a^ defined as follows:
(6)
Suitable values of A, X can be determined from the
known ranges of a& &.
The immediate effect of the above representation is
that the machine will substitute the approximation -q'm
for the true i?m where
(7)
rim may be regarded as a sample of the approximated
Output -r)'(t).
Note that the adopted representation is equivalent to
a fixed-point binary representation. Adaptations employ-
ing floating point representation for the coefficients are
possible with a reasonable amount of extra hardware.
Such adaptations are described in Sections IV and V.
Substituting Eq. (6) in Eq. (7) we get
K--L
^
lt=o
where
is an integer.
.. —ym —
(8)
(9)
Let us examine now the implication of Eq. (8) in terms
of bit-level operations. We start by writing down ex-
plicitly the binary representations of ak, xk
j=0
Jf-l
u'ki = 0,1
= 0,1
(10)
Using the representation (10) in Eq. (8), we get an
explicit expression for ym as a triple sum
where
K-\ J-l J,-l
ym = Z) Z) Z) t4ii4-*,r-i
fc=0 r=o i=0
7 = Ja + L ~
(11)
(12)
Application of the "multiply-then-add" strategy of Eq. (4)
is equivalent to summing over i,r first (thus getting the
PmkS) and only then performing the k summation. In the
scheme proposed here, we change the order of summa-
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tion, making the r summation the last one. Thus, de-
noting
ff-1 Ja-l
k=0 i=0
(13)
we have
(14)
Strictly speaking, the entity defined in Eq. (13) should
be denoted h'mr. However, since in most of the following
discussion m is constrained to a specific constant value,
the simpler notation, h'r, will do.
Equations (13) and (14) embody the basic strategy of
the proposed machine. Let us examine Eq. (13) first.
Each element of the double sum is a product of two
1-bit entities. Such a product is either 0 or 1 and, prac-
tically speaking, no multiplication is involved in its eval-
uation. A dual input AND gate is all that is needed.
Equation (13) is a summation of K}a such terms. Thus, if
we design a system in which K]a dual input gates are
fed by the pairs of bits specified in Eq. (13), a count of
the number of TRUE gates, will equal h'r.
Equation (14) is implemented by regarding its right-
hand side as a polynomial with coefficients h'r, evaluated
for the argument 2. Applying the well-known polynomial
algorithm we get
ym = (•••(%-! • 2 + h'j-2)2 + ••• + M) 2 + % (15)
The realization of Eq. (15) can now be carried out in a
sequence of shift and add operations in a standard ac-
cumulator.
The above discussion leads to the general outline of
the machine shown in Fig. 1. We see here four basic
elements:
(1) A fixed register (A) holding the coefficients a*
prescribing the filter transfer function. Its contents
would normally stay fixed throughout a specific
filter simulation. They may, however, be varied
in the course of the filtering process to realize an
adaptive filter.
(2) A shift register (X) holding the input words *{.
These are fed on the right, a bit at a time. Reg-
isters A,X are cross-linked by AND gates.
(3) A counter that counts the number of TRUE gates
after every shift of register X. Each such count
will be shown to equal a specific h'r.
(4) An accumulator that combines / counter outputs
through a shift and add sequence to generate the
output word ym.
A. A Detailed Example
We turn our attention now to the data configuration
in registers A and X. This is most easily illustrated in
terms of a specific example. We adopt the following pa-
rameters for our example:
K = 3; Ja = 5; L = 3 (16)
These values (particularly K) are too low to be realistic.
Their adoption, however, facilitates the presentation of
detailed bit configurations and thus makes it easier to
grasp the details of the proposed machine. This example
is adopted in most of the figures in this paper.
The situation at some intermediate point in the com-
putation of ym is shown in Fig. 2b where the following
convention is followed: A numeral in a register cell
represents the radix power assigned to a 1 bit in that
location. This power is referred to as the weight of the
bit. We shall find it convenient to designate the bit itself
by its weight. Thus, we may say that the first cell on the
right of register A contains bit 4 of a0. Some of the bits
are zero independently of the data. These are indicated
by the letter z.
We note first that successive x/s are separated by
/<, —1 (=4) zero bits. Thus, it takes /(=7) bit times
(shifts) to feed one input word.
Similarly, the A register indicates a separation of
Jx — 1( —2) zero bits between successive words. Here,
however, there is no need to have a hardware imple-
mentation of these zero bits so that the A register could
be split into K independent registers.2
Next, we observe that the x/s have their most signifi-
cant bit on the left, while the a '^s have their most sig-
nificant bit on the right. The spacing and the reversed
2One would still implement the A register as a single continuous
register when it turns out to be convenient to perform the initial
loading of A serially. In this case, A would be a shift register.
Another argument for a single A register is the flexibility it al-
lows in modifying word size. (Note that for 1-bit xk's, there is
no spacing in the A register).
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bit arrangement guarantee that all pairs of bits feeding
a common gate satisfy the index relation required by
Eq. (13). The double summation appearing there trans-
lates simply into a count of all TRUE gates in Fig. 2b.
In the specific situation shown here, the count would
yield h't. Similarly, shifting the X register one bit to the
left will now yield h'3, and so on.
Having seen how an h'r is generated in the counter out-
put, we can consider now the overall scheme culminating
in the output ym.
The processing starts with the initial situation shown
in Fig. 2a where a count yields h'6 of ym (hj^ in the gen-
eral case). We load this count into the accumulator and
proceed to compute h's. This is done by shifting the X
register one bit to the left and counting the TRUE gates.
We return now to the accumulator, shift its contents
left one bit (equivalent to multiplying by 2) and add h'5.
The succession of these shift and add operations is the
step by step implementation of Eq. (15). We proceed
with this sequence up to the last cycle depicted in Fig. 2c.
A count here yields h'0. We return now for the last time
to the accumulator, shift its contents one bit to the left
and add h'0. It now contains the final result, ym.
Examination of Fig. 2c shows that when the above
process is continued, the next 1-bit left shift will bring
into the X register the most significant bit of Xm+i- The
resulting configuration is almost identical with the one
initiating the computation of ym (Fig. 2a). The only dif-
ference is the replacement of m by m + 1. Hence, the
sequence of operations described here automatically
leads to the computation of j/m+i following the computa-
tion of ym, and so on.
The basic design outlined here is valid only when
both data and coefficients are non-negative. In the next
section we proceed to remove this constraint.
III. Modified Design to Allow Negative Numbers
General-purpose computers usually handle negative
numbers either by the "sign-magnitude" representation
or via the use of "2's-complement." Both methods are
quite inappropriate in the present application, as they
would drastically increase the complexity of the machine.
A possible solution3 is to apply bias to both data and
coefficients so that the numbers presented to the ma-
chine are always positive. This requires corrective mea-
sures to compensate for the bias. The logic implementa-
tion of these measures has been worked out4 but will
not be presented here. Instead, a simpler more attractive
solution based on a negative radix number representa-
tion (Refs. 1, 2) will be described in detail. Specifically,
we consider representing data and coefficients in base
( — 2). As a simple illustration, consider the number 3:
3 = 1 • 21 + 1 • 2° = 112
= 1 • (-2)2 + 1 • (-2)1 + 1 • (-2)°- = lll-2
Similarly,
-3 = 1 • (-2)3 + 1 • (-2)2 + 0 • (-2)1
We see that both positive and negative numbers are
accommodated with one and the same representation.
Let us examine now the effect of such a representa-
tion on the design of our machine. We start with Eq. (10)
which will now be replaced by Eq. (17)5.
•/«-!
: V 1
3=0
J,-l
X 1
3=0
(«« = 0,1)
= 0,1)
I (17)
This in turn leads to the modification of Eqs. (13), (14),
and (15) as follows:
A'-l /„-!
k=o i=o
/-i- (-2)
(18)
(19)
(20)
We conclude that if we remove the constraint (5) and
adopt a negative binary representation for &,<*& the ma-
chine design of Section II is still applicable, provided
we modify the sequence of operations in the accumu-
lator, combining the counts so as to realize Eq. (20)
rather than Eq. (15).
Suggested by R. F. Emerson of the Communications Systems Re-
search Section.
4Author's unpublished manuscript.
5ukj is the /th bit of ak in radix ( — 2 ) . This is different from u'^
which is the /'th bit of 0% in radix ( +2).
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The count hr is a function of the bits in the negative
binary representation of the data and coefficients; hr
itself, however, may be represented in any system. For
obvious reasons we adopt a standard (base 2) counter to
determine hr. Therefore, Eq. (20) should be implemented
in a standard (base 2) accumulator thus yielding the re-
sult ym in binary.
The modification to realize Eq. (20) is particularly
simple if the accumulator is of the magnitude-sign-bit
type. In this case, each shift operation will simply be
accompanied by a simultaneous sign reversal. This is all
it takes to ensure that the negative radix inputs, xk, are
processed to yield positive radix outputs, ym.
We consider now the implications of the adopted neg-
ative radix representation. The a^'s are usually computed
on a general-purpose binary computer. Their negative
binary representation can be easily obtained by incorpo-
rating in the coefficient program a subroutine converting
from positive binary to negative binary representation.
A suitable algorithm for this subroutine is described in
Ref. 3.
The situation with respect to the data is somewhat
different. The basic configuration of Fig. 1 shows the
data already in digital form. In most practical situations,
the data are available in analog form so that the very
first element in the input of a practical machine would
have to be an A/D converter. The above discussion then
indicates that we ought to interpose a radix converter
(Ref. 3) between the A/D converter and the X register.
This is a reasonable approach when a standard commer-
cially available A/D converter is to be used.
A more logical approach, however, would combine the
negative radix converter with the A/D converter in a
single functional unit that would directly convert the
analog input to its negative binary representation. The
design of such a converter operating in serial fashion is
discussed in detail in Ref. 4. Such a device is particu-
larly attractive in that one does not have to wait for
the complete conversion of an analog sample. Thus, the
first bits of a data word may be in register X and partly
processed before its last bits have even been determined.
An overall outline incorporating the modifications in-
troduced in this section is shown in Fig. 3. We have
added here a D/A converter as the last link in the pro-
cessing. The transformation (9) is effected here. Note in
this context that the digital word to be converted is
available in the accumulator with more bits than the
input xk's. Usually, a few of the lower bits will simply be
discarded at this point.
Figure 3 serves as the starting point for the more spe-
cific designs considered in the following two sections.
In preparation for this, we introduce here some necessary
terminology.
Let /6 be the rate at which input bits are fed to the
machine (bit rate). The corresponding period (bit time)
Tb is then
(21)
From the previous discussion it is obvious that T& is also
the period of the clock pulses controlling the X register
shifts. Thus, the entities h, are produced at the rate /&
and the accumulator shown in Fig. 3 is required to com-
plete a shift-and-add cycle in the interval TV
The sampling rate, fs, of the analog input signal £, is
related to fb by
or equivalently,
(22)
(23)
Of this, JzTt is the time required to feed one data word
into the X register, while (/„ — 1)T& is the time required
to feed the associated (/„ — 1) zeros.
Another important parameter is the delay time Td.
Thus, while i{m is the approximation to the output of a
zero delay filter at time mTs, a practical filter will pro-
duce this output at time (mTs + Td) where Td > 0.
IV. The Partitioned-Counting Filter
We consider here an elaboration of the master design
that achieves high-speed by performing the counting
indicated in Fig. 3 in a special way.
Let N( = K}a) be the number of gate outputs to be
counted and let N satisfy
(24)
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The total count, h, is therefore bounded by
0 < h < 2U (25)
and is representable by an M-bit binary number.
If we use a standard M-bit binary counter with clock
time Tc, the counting time will be NTC. Hence
= (N + i)Tc (26)
and the result is a low-speed machine. Such a design has
its merits and is pursued further in Section VI.
Our concern here is with a high-speed design. Realiz-
ing that the low speed associated with the above ap-
proach is a direct result of the serial nature of the
counting, we propose to subdivide the N gates into
groups of q gates each and count all these groups in
parallel. We refer to this method as partitioned counting.
In the following, we examine this approach in detail.
First, we note that in the interest of efficiency, q should
satisfy
q = 2r - 1 (27)
so that the count of each group is representable as an
r-bit binary number. The method considered here would
replace the single M-bit counter with a large number of
smaller elementary r-bit counters.
Using the bit terminology of Section II, we may say
that the initial IV gates are a representation of the num-
ber h as a sum of N zero-weight bits. Similarly, the
binary number representing the final count is a repre-
sentation of h as a sum of M(« N) bits whose weights
range from zero to M — 1. In partitioned counting, the
transition from one representation to the other is effected
in a large number of small steps. In each such step, the
weights are increased while the total number of bits is
decreased.
The large number of elementary counters required,
means that the investment in hardware is quite high.
However, the resulting speed increase is significant.
Thus, assuming the same clock time Tc, as before, count-
ing of q gates is accomplished in time qTc. This, how-
ever, does not yield the final count yet. The outputs of
these counters will now have to be operated on in a
similar fashion (described later in detail). Hence they
should remain undisturbed for another qTc interval.
This means that
Tt = 2qTc (28)
It follows that the speed increase over the single counter
method is given by the factor (N + l)/2q. For large IV
and small q(qmiD = 3), this factor may be quite large.
To obtain the speed improvement while minimizing
the amount of hardware, we try to make sure that all
r-bit counters are fed q = 2r — 1 inputs. This is most
easily facilitated when
N = qv (v integer) (29)
If N does not satisfy Eq. (29), lower efficiency will usu-
ally result, though there are various ways to minimize
this effect. To simplify the presentation here, we assume
from now on that Eq. (29) is satisfied.
We turn now to the details of the scheme. Consider
an r-bit counter, counting q bits of weight k. The result
is a sum of r bits ranging in weight from k to k + r — 1.
The number of bits has thus been reduced, having been
multiplied by
< 1 (r > 2) (30)
Applying qv~l such counters to the N( = qv) zero-weight
bits yields a sum of /3N = qv~lr bits with weights rang-
ing from 0 to r — 1. Now we consider all bits of the same
weight as inputs for further counting. qv~2r counters will
be required at this level and the result will be a sum of
qv~2r2 bits with weights ranging from 0 to 2(r — 1).
The pattern emerging from the above description is
best illustrated in terms of an array such as that of Fig. 4
which applies for r = 3. This is essentially an ordered
listing of the number of bits as a function of weight (k)
and counting level (n). The numbers for each level have
a common multiplier indicated on the left. Thus, the
initial situation referred to as level 0 has qv • 1 bits of
weight zero. In level 1 (following first count), we have
qv'1 bits of each of the weights 0,1,2 and so on. Factor-
ing out the common level multiplier is particularly con-
venient since the resulting numbers in the array are quite
easy to compute in this case.
Let us assign the symbol Bnkr to the array element
corresponding to level n, weight k in a partitioned count-
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ing scheme using r-bit counters. (Example: B2>1>3 = 2).
The earlier description of the bit transformation effected
by a single r-bit counter, implies that the elements of
level n are derived from those of level n — 1 as follows:
Element Bn~i,fcr contributes a term ~Bn-^r to each of the
following: Bnkr, BnMi,r,---,Bn<!f+r-i,r- Equivalently,
i=o
The other obvious properties are
B0kr = &ko (Sij is Kronecker's 8)
BMr = 0 f or k < 0
(31)
(32)
(33)
The last equation is a direct result of the fact that we
are dealing here with integers so that no bits are assigned
negative weights. Equations (31) to (33) form a prescrip-
tion for the computation of any Bnlcr.
We note in passing that the array of Fig. 4 is actually
a generalized Pascal triangle. The special case r = 2
yields the standard Pascal triangle. Similarly, Bnt,r is a
generalized binomial coefficient. Indeed, the above eqns.
imply that
BnSO.
-0
The Bnkr parameters prescribed by Eqs. (31) to (33)
are involved only in the initial levels of counting. The
terminating levels display a different pattern. We illus-
trate this with a particular example involving N — 2401
= 74 (that is, r = 3, v = 4). The corresponding array is
shown in Fig. 5. Obviously, the initial levels of Fig. 5
are identical with those of Fig. 4. Up to level 4, the
elements are generated in a unique fashion following
Eqs. (31) to (33). At this level, the multiplier is 1 so that
the elements in row 4 (n = 4) directly specify the number
of bits for each weight. Note that while the single zero-
weight bit has reached its final value, there are still
19 bits of weight 4. Further counting is therefore re-
quired, but the organization will now be different.
Obviously, nothing more is to be done with the zero-
weight single bit. The 4 bits of weight 1 will require
one counter thus entailing a somewhat reduced efficiency.
On the other hand, one may postpone action relating to
the 4 bits of weight 7, arguing that counting of lower
weight bits will increase the number of weight 7 bits
at the upper levels. Thus, by postponing their count,
we increase the overall efficiency. The same argument
applies to the 10 bits of weight 2. Instead of assigning
2 counters to them, we count only 7 of them in one
counter, postponing the counting of the remaining 3.
Following these reasonable (but not unique) guidelines,
we arrive at the numbers shown in levels 5-14.
The numbers on the right margin of the array in
Fig. 5 represent the number of elementary counters used
between the levels bracketing their position. Thus, 33
elementary counters are required to transform the bits
of level 3 to the configuration of level 4. The total
number of counters is 602 as indicated. The major part
of this is contributed by the counters operating below
level
 v. It can be shown that the sum of these is in
general (qv - rv)/(q - r). For Fig. 5, this value is 580.
In comparison, we see from the indicated total that only
22 counters are involved in the terminating levels.
Since the last level has n = 14 and transferring from
one level to the next takes the time qTc, the final count
of the N gates will be ready for the accumulator after
a delay 14qTc = Q8TC. Successive counts, however, are
separated by the shorter interval T&. From Eq. (28) we
get T6 = 2qTc = 14TC.
An even faster design is illustrated in Fig. 6 which
applies 2-bit elementary counters to the slightly smaller
N — 2187 = 37 (that is, r = 2, v = 7). Each counter uses
fewer components but more counters are needed. The
counting delay is given by 20qTc = 60TC, while Tb =
6TC. These figures should be compared to 2187TC
(= NTC) and 2188TC ( = (N + 1)TC) which are the corre-
sponding values for the single, 12-bit counter. The reduc-
tion from 2187TC to 60TC is due to the parallel counting
of bits comprising a specific count. The further reduction
of the spacing to 6TC depends on the fact that at each
particular instant during the 60TC required to produce
a single count, only a small portion of the elementary
counters is needed for that specific count. This permits
the initiation of a new count long before the earlier count
has been completed. In Fig. 6, 10 distinct hr's are being
simultaneously counted in a staggered arrangement. This
is further illustrated in Fig. 7. Note that during the inter-
val qTc starting at t1} the counting of H3 is initiated, that
is, its bit configuration is transformed from level 0 to
level 1. At the same time, the counting of the earlier
input, h4, (the evaluation sequence prescribed in
Section II is hr, hr_1; hr-2, • • • ) is further processed
by transforming from level 2 to level 3, the still earlier
input ha is transformed from level 4 to level 5 and so on.
The processing of h3 is continued in the next interval
(t2,t3). Note that the new input, h2, is not entered yet in
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order to not disturb the bits in level 1 which are being
counted during this interval. The input spacing of 2qTc
and its implications are evident in Fig. 7.
The simultaneous counting of several hr's means that
storage has to be provided for those bits of hr which
attain their final value before termination of the count.
Consider Fig. 6: The final value of bit 0 of hr is estab-
lished at level 7. No further counting involving this bit
is required. At this point it resides in a flip-flop of one
of the elementary counters. This counter will preserve
its information during the next qTc interval but follow-
ing that, it will be zeroed and start counting a term of
hr-i. Evidently, the quiescent interval has to be used to
transfer the hr bit elsewhere. The simplest solution is
to transfer the zero bit to a shift register and step this
register at intervals 2qTc. With the proper number of
cells (7 in this case), this register will output the zero
bit of hr at the time all its other bits are ready. Needless
to say, this shift register will serve in the same capacity
for the zero bits of hr-l3 hr-2 and so on. Inspecting Fig. 6
and repeating the above arguments we find that accom-
modation of the finalized bit 1 requires a 6-bit shift
register, bit 2 needs a 5-bit shift register and so on, down
to bit 9 calling for a single flip-flop (1-bit shift register).6
A. Possible Variations
We turn our attention now to three important vari-
ations.
The first variant counts q gates in time Tc (rather than
qTc). The idea is to replace the elementary counters,
serially counting q inputs, with elementary adders which
add the q inputs on parallel.
For q =3, the well-known "full adder"7 (Ref. 5) is
just such a device. It has three inputs (a carry and the
two bits to be added) and produces two output bits
(The sum bit and the new carry bit). These may be
regarded as the bits of the output count (the sum is bit
zero, the new carry is bit one).
Alternatively, one might consider the q input bits as
specifying an address in a ROM organized as 2q words
of r bits each. "Counting" in this case is effected by
reading the r-bit word stored in the corresponding
address. This should obviously be restricted to low r.
GThe handling of bits 3, 4, 6, 8 is slightly different, calling for a
1-bit buffer interposed between the finalized counter bit and the
shift register.
7Plus two latches to store the count.
Actually it can be shown that the combination r = 2,
q = 3 requires the smallest overall number of memory
bits. However, for higher r (which might be dictated
by availability of off-the-shelf ROMs), Eq. (27) does not
prescribe the optimum q.
A second variation is based on the use of buffers to
increase speed. If the output of each elementary r-bit
counter is transferred to an r-bit buffer rather than
feeding directly the next level counters, the bit period
should consist of qTc to count and Tc to transfer the
counts (in parallel) to the buffers. Thus, Eq. (28) should
now be replaced by
(34)
Speed is increased by the factor of %q/(q + 1) at the
expense of essentially doubling the number of flip-flops.
Therefore, this method should always be compared to
the alternative of reducing q. Consider for example the
case of Fig. 5 (q = 7). With 1806 (=602-r ) flip-flops
assigned to the elementary counters, we got T& = 14TC.
Adding buffers, we have 3612 flip-flops yielding Ts =8TC.
This should be compared to Fig. 6 (q = 3) which assigns
4364 (= 2182 • r) flip-flops to get Tb = 6TC for a slightly
lower N.
Note the disadvantage of a counting delay of 14 • (q +
1)TC = H2TC for the buffered, q = 7, case as compared
to 60TC for the unbuffered, q = 3, case.
The third variant considered relates to the use of
floating point representation for the filter coefficients
as. Let the ratio of the largest | «& | to the smallest | a^ |
be p. If p is a large number, then even if we allot only a
very small number of bits to the smallest o^ we still
end up with a large Ja. This hurts us in two ways:
(a) The sampling rate is reduced (see Eq. 23).
(b) IV = KJa, the number of gates to be counted is
increased, sharply increasing the cost.
We consider here a simple strategy which accepts (a)
but provides an answer for (b). To illustrate the strategy,
consider the following example: We wish to assign 5 bits
to each coefficient but if the lowest a^ \ satisfies that, we
find that we need ]a = 20 to represent the highest \ a l c \ .
We organize registers A, X on the basis of Ja = 20 but
attach gates and counters only to the 5 most significant
bits of each ak. This is equivalent to the adoption of a
floating point representation for the coefficients.
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It should be noted that we are considering here a
general-purpose machine that should be able to accom-
modate a wide range of requirements. In view of this,
the best way to implement the above strategy is to use
a single, sufficiently long, register for the coefficients but
effect the connection of its cells to the gates with relays
or switches under the control of the machine operator.
In addition to loading the coefficients a^ into the
machine, the operator will also set the switches.
It has already been mentioned that the coefficients a^
will usually be computed on a general-purpose com-
puter. Assume then tbat they are punched on a paper
tape which is fed into the digital filter. In situations
where the additional expense is justified, this paper tape
could be made to command the switches and set them
directly without the intervention of the operator.
V. The Circulating-Lines Filter, A Low-Speed
Low-Cost Approach
In the introduction to Section W we considered briefly
a design based on a serial counter. We concluded there
that such a machine would be very slow. In the present
section we proceed to show that this disadvantage is
coupled with the advantage of low cost, which makes
such a design quite attractive in some applications.
Consider Fig. 3 and assume that counting is to be
done serially. Obviously, there is no need in this case
to produce all the gates' outputs simultaneously as shown
there. Rather, one could take advantage of the serial
nature of the counting and produce the gate outputs
serially. This suggests using circulating delay lines or
MOS shift registers to replace the X and A registers of
Fig. 38.
We shall see that the hardware simplification accruing
to serial counting extends also to the accumulator
appearing in Fig. 3. Thus, it will be shown that a some-
what more complex serial counter eliminates the need
for the accumulator altogether. We consider now the
various aspects of a serial counting design in some detail.
The basic design of Fig. 3 shows the data words being
fed into the X register with the most significant bits
leading. This means that the hr's are computed in the
time sequence hj-i, h j - 2 , - - - ,h 0 . In the present case, we
find it more convenient to feed the least significant bits
first, generating the hr's in the time sequence 7i0, h1} • • • ,
8Suggested by H. C. Wilck oi the Communications Systems Re-
search Section.
hj-L Since serial A/D converters produce the most signi-
ficant bit first, this sequencing means that we have to
wait for complete conversion of a word prior to using
any of its bits. However, as the evolving design is
characterized by long delay, the additional delay due
to this effect is negligible.
The A/D converter could be either of the type produc-
ing the negative binary representation directly (Ref. 4)
or a commercial low-speed A/D converter followed by
a radix converter. Taking advantage of the adopted bit
sequence, a very simple radix converter is feasible (Ref. 3,
Sect. IV).
Use of circulating lines for the A, X registers allows
one gate to replace the KJa gates shown in Fig. 3. It
takes one complete revolution of the coefficients line, A,
to sweep all coefficients past the single gate and gen-
erate hr. For the next computation (hr+1), the relative
alignment of the X and A registers must be changed by
one bit position. Also, register X must discard one old
bit and admit one new bit. All these objectives are easily
attained by applying a widely used "trick," namely, add-
ing an extra cell to the X register and using the flip-flop
implementing it, to inject new data bits.
The design is illustrated in Fig. 8a. The extra bit is
stored in cell B whose input is controlled by switch S.
The indicated state of S refers to its state during the
immediately following 1-bit shift. The example shown
is the simple one adopted in Eq. (16). Fig. 8a shows
the situation following the evaluation of the first term
of hg of ym (see Eqs. 18 and 19). As the two registers are
swept in step past the single gate, the remaining terms
of h0 are evaluated. During all these operations, switch S
remains as shown in Fig. 8a so that any bit shifted out
of the gate feeding cell, lands in cell B.
Fig. 8b shows the situation following the evaluation
of the last term of h0 of ym. Note that switch S now con-
nects to the right. This means that in the next shift, the
leftmost bit will be lost, and cell B will be loaded with
the new data input bit (bit 2 of word xm). This new state
of affairs is shown in Fig. 8c. Note that switch S has now
returned to its left position and we have here the evalu-
ation of the first term of h^ of ym.
The time difference between Figs. 8a and 8c cor-
responds to one full revolution of the coefficients line.
Hence, these figures represent the state of affairs that
would emerge in "strobing" the lines to "freeze" the
motion of the coefficients line. The resulting pattern in
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the X register (excluding cell B) is a 1-bit shift to the
right with a new bit being fed on the left and the oldest
bit being ejected on the right. This is almost identical
with the basic pattern considered in Section II. The only
difference is in the shift direction since the order of com-
puting the hT's is now the reverse of that of Section II.
We are now in position to consider the overall design
of the machine as shown in Fig. 9. The right part of this
figure is essentially a redrawing of Fig. 8a. Switch S of
that figure is replaced here with an implementation us-
ing three gates controlled by clock sequences d, C2.
Sequence C2 steps the circulating lines, while clock Ct
controls the serial radix converter and hence the rate of
feeding new bits.
As we have already seen, counting the TRUE outputs
of gate G over the proper time interval, will yield hr.
This counting as well as the assembly of counts to get
the output word ym, is implemented in a modified up-
down counter. Unlike the standard up-down counter
which accepts inputs into bit 0 only, here we allow
inputs to be delivered to the other bits too. This is per-
missible as long as only one input at a time is activated
and the rate of input is sufficiently low so that rippling
through of carries resulting from the last bit fed has
terminated before a new bit is applied.
The effect of the above modification is that rather
than counting (up or down) by ones only, this counter
can count by any power of 2. This immediately suggests
its application in the construction of the output word
ym according to Eq. (19) which may be rephrased as:
./-I f hry» = Z (-iH Z 2-
r=o I. k=l
All we have to do is steer the sequence of bits coming
out of gate G to the proper input terminal and properly
set the (up/down) mode of counting. Specifically, bits
comprising ha should be steered to input 0, counting up,
bits comprising /H should be steered to input 1, counting
down and so on.
As long as the counter does not overflow, this auto-
matically yields the correct ym with negative numbers
appearing in their 2's complement representation.9 This
9A D-bit up-down counter will properly represent any integer N
constrained as follows-.
-2D-i < N < 20-1 -1
means that the counter output can be fed directly to a
D/A converter to produce the analog output.
Steering the output of gate G to the proper counter
input is controlled by circulating line D. It has 7(=7)
cells. One of these is set to one. The rest are set to zero.
Being controlled by clock C1; line D automatically en-
ables bit r input when the bits comprising hr are coming
out of gate G. Circulating line D also controls the up-
down mode in an obvious way using two OR gates.
Transfer of the final output to the digital-to-analog
(D/A) converter poses an interesting problem. In prin-
ciple, this could be done in two count cycles, one for
copying out and one for zeroing the counter in prepara-
tion for the next word. However, this would entail inter-
ruption of the flow of input bits during these two cycles.
We prefer to implement the data transfer and initializa-
tion without interrupting this flow. This can be achieved
by the simple expedient of segregating the counter flip-
flops into words L and H as shown in Fig. 9 and trans-
ferring the data from these two words at different
times. Word L is copied out simultaneously with acti-
vating the gate connected to the lowest bit of word
H. Zeroing of word L follows in the next count cycle.
Word H is copied out immediately after its assembly is
complete, that is, simultaneously with the entry (to the
counter) of the first bit of the next filter output word.
Zeroing of word H follows in the next count cycle.
To understand why this scheme works, note that the
counter input gates are activated in a sequence leading
from the low-order bits to the high-order bits. This
means that by the time any gate connected to word H
is activated, the assembly of word L is complete and
it may be copied out. Furthermore, in assigning the par-
titioning into words H, L, we make sure that the lowest
bit of H has an odd weight. This means that when the
first H gate is accessed, the counter is in a down-counting
mode. In this mode a 1 -» 0 change in flip-flop i does
not affect flip-flop i + 1. Hence, zeroing of word L has
no effect on word H. Similarly, entry of the first two
bits of the new word (with gate 0 activated) affects at
most bit 1 and thus the copying out and zeroing of word
H are not disturbed.
Note that this method would not be applicable in a
system where the higher weights are computed first (as
in Fig. 3). This is the motivation for the input bit se-
quence adopted here. The basic characteristics of this
design, however, are independent of the input sequence
adopted.
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We turn now to some operational details. Figure 8
indicates that each filtering task will require a specific
number of cells in the circulating lines [KJ — (Jz — 1)]
for the coefficients line and [KJ — (Jx — 2)] for the data
line. An important feature of a practical implementation
would therefore be an array of line segments of various
lengths which are to be switched into the circulating
lines by the machine operator. The flexibility and pos-
sibilities of such an arrangement are quite attractive.
Yet, all of this is obtained with a relatively modest in-
vestment in hardware.
The major disadvantage is of course the low speed.
Let Ts be the period of clock C2 stepping the circulating
lines. In discussing Fig. 8, we saw that a new input bit
is fed with each revolution of the coefficients line. Hence,
Tb = {KJ - (Jx - 1)} T,
and (see Eq. 23)
T8 =
(35)
(36)
Obviously the penalty for reducing the amount of hard-
ware is quite severe.
We consider now briefly the question of floating point
representation for the filter coefficients. When the range
of coefficients results in a large Ja, the effect on the speed
will be quite pronounced (Eq. 36). However, if the up-
down counter is sufficiently large so as not to overflow
under these conditions, the only hardware adjustments
required are the patching together of sufficiently long
circulating lines. Thus, the main argument for floating
point representation is speed increase rather than hard-
ware economy.
We give here only a rough outline of a floating point
implementation based on approximating aft by a£( — 2)e*
in which ek is a positive integer and a* is an integer
representable by Ja bits in base ( — 2). We store {a*} in
the data line and {e^} in an extra register used to control
the access to the counter in such a way that a bit belong-
ing to hr and generated by a( is steered to input (r + e^).
This guarantees the correct result. However, the result-
ing non-monotonic steering raises some difficulties which
will not be discussed here.
VI. Concluding Remarks
We have seen that the counting strategy provides the
basis for a fast machine. How does such a design com-
pare with one based on Eq. (4)? In comparing the two,
coarse estimates of the amount of hardware will suffice.
Using r-bit elementary counters to count N gates in
groups of q, the total number of counters is N/(q — r).10
Hence, the fast design using "full-adders" (q = 3, r — 2)
requires N counters. On the other hand, to attain the same
bit rate with serial multipliers applying Eq. (4), we have
to use K multipliers operating in parallel and K accumu-
lators11 to sum their outputs. Each of these accumulators
must handle at least Ja bits and thus consist of at least
Ja "full-adders" and their associated storage elements.
Hence, with IV = KJa, the K accumulators alone will use
more hardware than the N elementary counters of the
counting design. The K multipliers are therefore extra
hardware to be weighed against the single fast accumu-
lator of the counting design.
There is no question, therefore, that the counting de-
sign is more economical for the fast machine.12 How-
ever, it should be realized that the partitioned counting
approach is also applicable to slow designs, since in-
creasing q will drastically reduce both speed and cost.
Thus, adopting q as the basic design parameter, ma-
chines of widely different characteristics may be built.
All of the designs described here are conceptual
entities. None have been practically implemented. They
all look promising, each with its own particular balance
of performance versus cost. Particularly intriguing in
this context are the possibilities opened by large-scale
integration. It remains to be seen, however, whether
these expectations will actually materialize in a practical
implementation.
°(N/<7){l + (r /q) + (r/q)* + " '} = N/(<jr - r)
-
12It is also more precise ( 1 round-off error insertion versus K such
insertions ) .
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A Note on Kerdock Codes
J. My/cfce/fve/f1
Communications Systems Research Section
The performance of an important class of low-rate nonlinear binary codes
recently discovered by A. M. Kerdock is superior to linear codes with the same
parameters. Before these codes can be put to practical use, several questions
remain to be answered. This article considers one of the questions and shows
that the nonlinear Kerdock codes are systematic; i.e., they have distinguishable
information and check positions.
I. Introduction
Recently A. M. Kerdock (Ref. 1) discovered an impor-
tant class of low-rate nonlinear binary codes whose
performance is superior to linear codes with the same
parameters. However, before these very powerful codes
can be used practically, several questions remain to be
answered. The question we shall be concerned with is
whether or not the codes are systematic. A binary
code with 2* codewords is said to be systematic if there
exists a fixed set of k positions in the code which can
take on any of the 2fc binary fc-tuples as values. If this
is so, the code has distinguishable information and check
positions, a very useful property. (Every linear code is
systematic, so this question rarely arises in the literature,
most of the well-known codes being linear.) In this
article, we shall prove that Kerdock's codes are indeed
systematic.
II. Definition of Kerdock Codes and Proof That
They Are Systematic
Let m — 2H — 1, a be a primitive root of GF(2m) and
Tr(-) the trace of GF(2m) over GF(2). Define
Q(x) = Tr(x3 + x5 + x»+ ••• + xl+2'-1)
For A, B£GF(2) and r,,
 yeGF(2m) .define two poly-
nomials
fL(x) =
fR(x) =
+ Q(yx) + A
+ yx) + Q(yx) + B
Then the vector of length 22'
(1)
1
 California Institute of Technology Research Fellow.
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is a word in the Kerdock code of length 22'. There are
two choices for A, two for B, 2m for i?, and 2™ for y for a
total of 24' codewords. Kerdock (Ref. 1) proved that the
minimum distance of this code is 22'"1 — 2'-1. (The best
known (22I,4^) linear code has only d = 22'-1 - 2'.) We
shall prove that the code is systematic by showing that
the 4i components A,s0,•••,sm-1, B,t0,-• • ,tm-! determine
A,B,t], and y uniquely. We begin with a lemma.
LEMMA. Let a be a primitive element of GF(2m).
Then for x&GF(2m) the m elements Tr(xa*), i = 0,l,~-,
m — 1, of GF(2) determine x uniquely.
Proof. If the lemma is false, there are elements
xy^y such that Tr(xal) = Tr(yal) for i = 0,1,---.m - 1.
Then if z = x - y, z^O, and Tr(zct*) = 0 for i = 0,1,
••• ,m — l. Let /3 be chosen with Tr(/J) = 1. Since
l.cv.a™-1 is by hypothesis a basis for GF(2m) over
GF(2), we may write Z"1/* = w0 + w^a + • • • + u^a"1-1
for suitable u>i£GF(2). Then Tr(/3) = Tr(z • z-1^) =
7Y(2 zuJia*) = 2 WiTr(zal) = 0, a contradiction.
We can now easily prove our main result.
THEOREM. The elements A,B,tj and y can be recovered
uniquely from the 41 components A,s0>- • •,sm_1,B,t0,- • • Ai-i
of the codeword Eq. (1).
Proof. Of course A and B can be read off directly.
Now Si + tt + A + B = Tr(ya') and so by the lemma y
can be recovered. Finally, knowing y we can calculate
Si + Q(ya') + A = Tr^a*) and so again by the lemma 17
can be recovered.
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An Inventory Policy for the Deep Space Network
/. Eisenberger and F. R. Ma/occo
Commun/cafions Systems Research Sect/on
G.Lorden
California Institute of Technology
This article describes a proposed inventory and procurement policy for
optimal procedures for ordering and allocating for the Network Supply Depot
(NSD). The policy defined differs from conventional inventory stockage and
resupply systems in that it takes into consideration the inventory status not only
at NSD but also at each of the Complex Supply Facilities.
I. Basic Features of the Proposed Policy
For each item the Network Supply Depot (NSD) sup-
plies to the Complex Supply Facilities (CSFs), there are
three fundamental questions that the policy must answer:
(1) When should NSD reorder the items?
(2) How much should be ordered?
(3) How should the NSD supply be allocated among
the CSFs?
(1) Any policy, such as the present system, in which
NSD reorders whenever its own inventory reaches a
prescribed minimum is wasteful, incurring excessive
inventory costs. This is because NSD's inventory may
reach its minimum at a time when the levels of inven-
tory on hand at the CSFs are large. An efficient cost-
minimizing policy must base reorder decisions upon the
state of the entire system, i.e., the levels of inventory
on hand at the CSFs (continuously monitored by the
Integrated Logistics System) as well as the NSD level.
The proposed policy establishes a safe minimum inven-
tory level for each CSF and requires NSD to reorder
whenever one or more CSFs reach the prescribed
minimum.
(2) The conventional economic lot size model (Refs.
1 and 2) has been modified to take into account the
effects of ordering simultaneously for all CSFs. An equa-
tion is set up which expresses for each item the average
cost per year incurred in operating the inventory system.
The optimal mean time between orders can be calcu-
lated, and from this the order size is determined, using
estimated mean demand levels for the CSFs.
(3) A mathematical analysis based upon the average
cost equation reveals that optimality is achieved by
distributing the NSD supply to the CSFs in such a way
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as to minimize the average total inventory in the system
at reorder time. Since each CSF has at least its pre-
scribed minimum inventory level, this amounts to mini-
mizing on the average the sum of the "excess" inventories
(over minimum levels) of the CSFs. The "ideal" situation
is one where all the CSFs reach minimum at the same
time. However, this ideal is seldom attained because the
model assumes the CSF inventories are depleted by
orders arriving at random. The next section deals with
minimization of excess inventories.
III. Setting Minimum Levels
If the demand distribution for a CSF is known, then..
for each possible value of the minimum stockage level
s, one can compute the expected shortage (i.e., demands
not satisfied) during the lead period required for re-
supply. One also computes the average level of inventory
resulting from the choice of s. The standard inventory
model based upon known demand distribution (Ref. 2)
then proceeds by choosing s so as to minimize a per-
formance criterion of the form
II. Allocation of NSD Supply Among CSFs
It is conceivable that NSD could distribute items to
the CSFs one at a time as the CSFs' inventories are
depleted, thereby keeping each CSF from accumulating
any excess inventory. The time required for shipping
and the cost of handling these shipments render such
an approach obviously impractical. Two practical ap-
proaches are considered. A no-resupply policy (NR-
policy) and a one-stage resupply policy (R-policy) under
which NSD distributes a resupply inventory R among
the CSFs the first time one of them reaches its minimum.
Under the NR-policy, an optimal allocation for a
given order size can be computed by means of an
algorithm based only on estimated ratios of mean
demand between CSFs. These estimates can be based
on demand experienced during previous order cycles.
Tables listing these optimal allocations are easily con-
structed for a variety of demand ratios.
An advantage of the NR-policy is that it permits NSD
to process an incoming order and send shipments to the
CSFs without maintaining an inventory of its own.
However, the excess inventory at reorder time is further
reduced by the R-policy, a fact which may justify the
cost of additional shipping and handling, particularly
for high-cost items. The following example illustrates
the comparison of excess inventories between the two
policies.
Starting with an initial inventory 142 larger than the
sum of the CSF minimum levels, the NR-policy optimum
allocation based upon six CSFs with demand ratios
7:8:9:10:11:12 is 19, 21, 23, 25, 26, 28, respectively. The
resulting excess inventory averages 34.8. Using the R-
policy with R = 10, the excess inventory averages 19.5,
a reduction of 44%.
cs + &(s) (1)
where
&(s) — expected shortage per lead period
and c depends upon the frequency of lead periods and
the relative importance of shortages.
Of course, the true distribution of demand for an
individual CSF is not known and must be estimated.
A natural approach is first to estimate this distribution
and then, using the estimated distribution, choose the
optimal s by the standard methods. This approach is
unsatisfactory because it fails to weigh the consequences
of errors of estimation. To illustrate the nature of the
difficulty, let us suppose that the demand is subject to
a Poisson distribution with mean demand (per lead
period) M, assumed unknown. The usual estimate of
M is D/T, where D is the observed demand over a
period of time equal to T lead periods. If M = 10 and
T = 3, then the probability that the estimate D/T = M
is 0.073, and the probabilities of other values are shown
by the heights of the bars in Fig. 1. To each value of D
there corresponds a value of s = s(D/T) (chosen opti-
mally for mean demand D/T). As a consequence of using
s(D/T) rather than s(M) (the optimal s-value for the
true mean demand, M), one incurs a change in expected
shortage,
and a (possible) savings in the inventory term in ex-
pression (1),
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which are plotted in Fig. 1 for c = 0.02. The term regret
will be used to refer to
$"(•©)]•E-I =
which is the increase in expression (1) resulting from
using s — s(D/T) rather than the s — s(M) (recall that
since M is the actual mean demand, s = s(M) minimizes
expression (1)). The effect of errors of estimation (devia-
tions of D/T from M) are apparent from Fig. 1. While
the regret increases as D/T moves away from M in either
direction, note that the regret rises much more sharply
for D/T less than M, i.e., underestimating M is much
more costly than overestimating M. The explanation of
this profound asymmetry is that the term c • s grows
linearly with s, while 6(s) is nonlinear, being very small
for s comfortably larger than M (when the probability
of incurring any shortage is small), but rising steeply
as s decreases to M and below (where the expected
shortage is roughly M — s).
Obviously, what would be desirable is a procedure
for setting s (based on D and T) that minimizes the
average regret. The problem is complicated because
the average regret of a given procedure depends on the
true M and no procedure minimizes it for all M. Appli-
cation of statistical decision theory leads to a class of
readily computable procedures which have certain opti-
mal properties. Selection of procedures within this class
is greatly facilitated by a specially developed computer
program which evaluates and plots average regret as
a function of M. One can thus select a procedure whose
performance is reasonably good for a broad range of
values of M and is particularly strong for M in a smaller
range where the mean demand is thought to lie. Pre-
liminary investigations have led to some useful formulas
for choosing s.
Several refinements of this basic approach have already
been made and incorporated into the general policy and
associated computer programs. One of these concerns
the modifications required to deal with items which are
dispensed by a CSF in different quantities, e.g., one or
two items, a dozen, or two dozen. Another concerns the
problem of sporadic demand. Any procedure for setting
s based on observed demand over time T may encounter,
particularly if T is small, the difficulty that only small-
size orders were observed during time T but large orders
may occur occasionally. This calls for a substantially
larger s to keep the expected shortage under control. A
flexible and efficient way of setting s in such cases has
been developed, and its performance studied using the
computer evaluation program referred to above.
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Performance of an Optimum Buffer Management Strategy
for Sequential Decoding
J. W. Lay/and
Common/cartons Systems Research Sect/on
Sequential decoding has been found to be an efficient means of communicat-
ing at low undetected error rates from deep space probes, but a failure mecha-
nism known as erasure or computational overflow remains a significant problem.
The erasure of a block occurs when the decoder has not finished decoding that
block at the time that it must be output.
A recent article developed a technique for scheduling the operations of a
sequential decoder which has the potential for significant reduction in erasure
probability relative to a decoder with the same parameters and using the conven-
tional method of scheduling. Performance results reported previously depend
upon the accuracy of an accepted model for the number of computations needed
to decode a block of data. This article presents a reevaluation of decoder per-
formance using actual sequential decoding data. Results are generally unchanged:
a decoder with a 10-block buffer will achieve less than a 10-* erasure probability
with the new scheduling technique whenever a similar decoder had achieved less
than a I0~2 erasure probability in conventional operation.
I. Introduction
A recent article (Ref. 1) described the characteristics
of a buffer memory management strategy for sequential
decoding which is capable of significantly reducing
erasure probability for fixed values of speed advantage,
buffer size, etc. Both the analytic work and the simula-
tion results presented there relied upon a hypothesized
theoretical distribution for the number of decoder com-
putations needed to decode a fixed-length block of data.
Subsequent work, described herein, has focused upon
the behavior of the memory management algorithm with
real data from a sequential decoder, and in determining
the distribution of per-block computations for sequential
decoding. Although the hypothesized distribution of de-
coding is not, in fact, completely correct, the results ob-
tained previously for sequential decoding with feedback
queuing memory management (FBQM) are essentially
unchanged; i.e., for a decoder with a speed advantage
of 10 and buffer size of 10 blocks operating with an
erasure probability of 10~2, use of the FBQM technique
reduces the erasure probability to less than 10~4.
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II. The Distribution of Computations-per-Block
for Sequential Decoding
It is well established that the number of computations
c performed by a sequential decoder in incrementing by
one the number of bits for which a local estimate has
been made has a Pareto distribution, i.e.,
Pr{c>N}~kN- a (1)
The exponent a is a positive increasing function of the
bit signal-to-noise ratio E&/N0. The constant k has been
estimated by Heller (Ref. 2, p. 41) to be 1.9.
The distribution of the number of computations CL
required to decode a block of length L has not been
extensively studied, owing in large part to the amount
of time required to decode enough blocks to obtain a
statistically accurate estimate of this parameter. Since
it is CL which determines the performance of a decoder
using FBQM, the performance evaluation of FBQM,
and accurately determining the distribution of CL are
essentially the same problem. Previous work on determin-
ing the distribution of CL has established that it is lower
bounded by a linear function of L (Refs. 3 and 4); i.e.,
Pr{CL>N} ~kLN- a (2)
The parameters k and a are as before. Additional argu-
ments have tended to show that Eq. (2) is both a lower
bound and a reasonable approximation to the distribu-
tion of CL. The simulations to be presented here, per-
formed with block lengths of 256 and 1024 bits, show
that the best first-order approximation to the distribution
of CL is instead
Pr{CL > N] ~ k(N/L)-« (3)
The parameters k and a are as before. A more accurate
approximation with a wide range of applicability was
used in the FBQM simulations, discussed in Section IV.
This approximation is shown in the solid lines in Fig. 1.
The dotted lines in Fig. 1 represent an experimental
distribution of computation-per-block for the decoding
of blocks of length 1024 bits. Each line resulted from
approximately 15 h of decoding on a Sigma 5, using a
program which emulates the operations of the high-
speed multi-mission sequential decoder (Ref. 5). The
software simulation was used because of the existence
of instrumentation within it to measure the desired pa-
rameter. Sample-sizes range from 3 X 102 blocks at the
lowest signal-to-noise ratios (SNRs) up to 104 blocks at
the highest. The list of the number of computations
required to decode each block in the sample set was
sorted to define the experimental distribution function.
The dots appearing in Fig. 1 correspond to samples
from this list spaced approximately uniformly in the
computation variable.
At low signal-to-noise ratio, the experimental distribu-
tion is closely approximated by the simple Pareto dis-
tribution of Eq. (3) with k ==» 3 and a as defined from
theory. This approximation is poor at high signal-to-noise
ratios where the distribution exhibits two distinct be-
havior patterns dependent upon the range of the com-
putation variable being considered. At relatively large
values the distribution is roughly Paretian, as in Eq. (3),
with approximately the correct exponent, but with a
very small value of k. At small values of the computation
variable, if the distribution is assumed to be Paretian,
the apparent exponent is much higher than the per-bit
computation exponent. This seeming anomaly can be
explained on the basis of the following model for per-
block computation. (A similar model was used in Ref. 4.)
Let us divide the block into a number of sub-blocks,
each one of which is entered and exited on the correct
path, and suppose that the distribution of computations
for each sub-block is given by Eq. (3), with L replaced
by Ls, the sub-block length. Both the exponent a and
the lengths of the sub-blocks Ls depend on the signal-
to-noise ratio. Each sub-block is terminated by a se-
quence of bits for which no searching is required; for
which the initial best-bit estimate is correct; and which
is never changed by back-tracking. As such, they repre-
sent independent regions of decoding computation. The
number of computations needed to decode a block is
thus the sum of several independent variables: the num-
ber of computations needed to decode each of the com-
ponent sub-blocks. At low signal-to-noise ratios, the
sub-block length L8 is large—so large, in fact, that there
is only one sub-block in the complete block, and the
computation distribution for the entire block is well
approximated by Eq. (3). At higher signal-to-noise ratios,
the sub-block length decreases, so that several sub-blocks
exist within a block of 1024 bits. When a number of
independent Pareto random variables are added, large
values of the sum occur most likely as a result of one
large component value. Contrarily, small values would
arise as sums of small values on each of the sub-blocks.
The result is that for small values of the computation
variable, the distribution falls off rapidly; more in the
manner of a gaussian distribution than Pareto, as indeed
the true distribution does.
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If the model just proposed is valid, the distribution
of computation for other block lengths will differ in a
specific fashion from the distribution in Fig. 1. For
shorter block lengths, the SNR above which the two-part
distribution exists is higher than the SNR threshold for
the same effect with 1024 bit blocks, because the typical
sub-block length must be less than the block length for
the averaging of shorter computations to take place.
This appears to have happened in Fig. 2, which shows
the experimental computation distribution for a block
length of 256 bits. The averaging effect has only begun
to be apparent at E&/NO = +3.5 dB with the shorter
block length, whereas the appearance is at about 2.25 dB
with 1024 bits/block.
The solid lines in Fig. 1 represent a constructive
approximately least-square error fit to the experimental
distributions on the same figure. Since the primary pur-
pose in determining an analytical formulation for the
distribution was to generate pseudo-random variables
with that distribution, the function fitted determines the
computation variable from the probability value, rather
than vice versa. The computation variable is segmented
into two parts, CL = d + C2. Each part, Ci, has a dis-
tribution given by
N0] = (4)
The values,-fci(R) and cii(R), are slowly varying functions
of the bit SNR, R(in dB), and L is the block length
= 1024. The C, are treated as if completely dependent
random variables, so that determining either determines
the other, and hence their sum. The constants have been
computed so that, in general, Cx fits well to the compu-
tation distribution for large values of the computation
variable; C2 fits the distribution for small values; and
their sum fits quite well over the entire range. The
parameter values which resulted from a computer-aided
search are
k = 0.1069 + 0.7651 • exp [2.98 • (E,/N0)]
d! = 1.327 + 0.583 • (ES/N0)
k2 = 1.07 • 10-6 + 2.84 • Kh8 • exp [3.776 • (E./N0)]
02.= 13.1 + 6.67- (ES/N0)
(5)
for the 1024 bit blocks. No attempt has been made to
fit a similar distribution to the experimental data for the
256 bit blocks. The intent here was not to exhaustively
study the computation behavior of sequential decoding,
but to assist in the evaluation of the performance of
sequential decoding with FBQM.
III. Decoding With a Magic Genie
Two hypothetical magic genie-aided decoders were
analyzed in Ref. 1. Before proceeding further, we will
present revised versions of those analyses using as a
basis the first-order approximation to the computation
distribution in Eq. (3). Both decoders are able to perform
ft, computations during the time one bit is being received
and have an infinitely large buffer to hold data waiting
to be decoded.
The magic genie which aids the first decoder is benev-
olent and informs the decoder before starting decoding
each block whether it should or should not decode that
block in order to minimize the fraction of blocks erased.
That is, the genie identifies to the decoder those blocks
for which the total computation requirement is above a
threshold, T0. On the average, the number of computa-
tions available to decode each block is p,*L while the
number actually expended is
/'Jo N dP(N)
where P(N) = Pr{CL > N}. Since the number of compu-
tations expended cannot exceed the supply, and the
decoder is doing as well as possible, T0 is the largest
value for which the following relation holds.
[
Jo
T
° N dP(N) < p* (6).
The parameter of interest is P(T0), the fraction of blocks
erased by this decoder. Using Eq. (3) for P(N), we find
(7)
For <x > 1, P(T0) can be made zero by making /* suffi-
ciently large.
The magic genie which aids the second decoder is
whimsical and only informs the decoder that it should
erase a block after it has expended as much computa-
tional work toward decoding an erased block as in
decoding the most difficult block which does get de-
coded. In this case all blocks requiring more than I\
units of computation are erased after having received
T-i units. Using the requirements that computation ex-
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pended cannot exceed the supply, 7\ is the largest value
for which the following inequality holds.
(8)T1P(T1) + NdP(N) <
Jo
The erasure probability is P(Ti}.
. a= l
-va(l - a) + a]-a/(1-ff) (9)
For a > 1, P(Ti) can be made arbitrarily small by mak-
ing /n sufficiently large.
IV. Simulated Performance of a Practical Decoder
A practical decoder which performs similarly to the
hypothetical decoder aided by the whimsical genie can
be developed by treating the problem of allocating the
decoder's efforts as time-sharing processor allocation
problem (Ref. 6). We observe that for a Pareto distribu-
tion of computation, the block which is most likely to
be completely decoded by applying to it Ac computa-
tions is that block which has received the least amount
of computation among all of those undecoded blocks
in the buffer.
Decoder operation is as follows: The decoder begins
decoding on each block immediately after it is received.
If it is not completely decoded by the time the next
block becomes available, it is labeled as having received
ju*L computations and is stored in the buffer. If decod-
ing is completed before the next block is available, the
block in storage which has received the least amount of
computation is brought out and decoding performed
upon it until either the next new block is available, or
until this block too has been decoded. A flow-chart of
this process was given in Ref. 1, Fig. 1.
This memory management scheme was recently sim-
ulated in two ways using the decoding data set discussed
in Section II. Initially, this data was fed directly into
the memory management model with various values for
speed advantage and buffer size. Since the sample-sizes
obtained from the decoder simulations were too small
to adequately mask the "end-effects" due to the starting
and"~stopping of the memory management process, an-
other sequence of simulations were performed using
pseudo-random data generated to conform to the dis-
tribution families described by Eq. (4) and (5). The re-
sult of this latter simulation is the family of performance
curves in Fig. 3. At all values of speed advantage con-
sidered, FBQM provides a considerable improvement
over the linear buffer strategy at erasure rates of 1(H
and below.
The curves in Fig. 4 represent a comparison between
performance data obtained using pseudo-random data
with the distribution of Eqs. (4) and (5), and using the
actual sequential decoding data. The solid lines repre-
sent 105 blocks of pseudo-random data at Et/N0 = 3.0 dB.
The circles represent approximately 5 X 103 blocks of
simulated sequential decoder data at Eb/N0 = 3.0 dB.
Most of the difference can be explained on the basis of
the small sample size: Either buffer management scheme
is capable of abandoning a buffer-full (in this case 10
blocks) of data when the simulation is abruptly termi-
nated, and the FBQM process has a relatively high prob-
ability of doing so. A partial verification of this assertion
can be found in the triangular marks in Fig. 4 which
represent the result of treating the 5 X 103 actual decod-
ing samples as a finite population from which 105 samples
are drawn with replacement. Even with this device for
extending the apparent sample size, the tails of the dis-
tribution are only represented as well as is done by the
smaller sample size. However, if the fitted distribution
function has been built correctly, the tails should be
accurately represented at any sample size, and hence
the performance curves of Fig. 3 more accurately reflect
the performance to be achieved in practice than per-
formance curves derived directly from the samples of
the sequential decoder computation variable.
Another view of the performance difference between
the FBQM process and linear buffer management can
be gained by - considering the SNR required for a de-
coder with a given speed advantage to achieve some
fixed erasure rate, e.g., 5 X 10~3 or 5 X 1Q-4. This is shown
in Fig. 5. A performance advantage in excess of 0.5 dB
is evident for a wide range of speed advantage.
V. Time-Sequence Un-Scrambling
It should be apparent from the behavior of the FBQM
algorithm that it possesses one drawback which could
seriously detract from its usefulness. That is, that de-
coded blocks do not emanate from the decoder in strict
time-sequence but are reordered and delayed an amount
which depends upon the difficulty encountered in decod-
ing. If the data is spacecraft video, the reordering should
pose little difficulty, as it would be a relatively small
increment to the already extensive picture processing.
Other potential users might well be deterred by the
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reordering, so it is worthwhile to consider a combination
FBQM decoder and unscrambler which emits decoded
data blocks in the same order as the corresponding un-
decoded data is received.
Suppose a decoder has been implemented using FBQM
which performs with essentially zero erasure probability,
and suppose that the output of this machine is the input
to a buffering machine capable of holding IV blocks of
decoded data. An erasure occurs in this combination
whenever the buffer is filled with blocks m,m +!,-••,
m + k, and block m — 1 has not yet been output from
the decoder. Let us assume that the decoder and un-
scrambler buffers were empty when block m — 1 was
received, and that blocks m,m + I ,--- ,m + N — 1 re-
quired negligible effort to decode. Under these circum-
stances, the probability that block m — 1 is erased is
the probability that the number of computations needed
to decode block m — 1 exceeds N*p*L, the number of
computations that can be performed while blocks
m,m + !,•••,m + N — 1 are being received. This is, in
effect, a lower bound on the probability that block
m — 1 is erased. Using Eq. (3):
erasing the oldest block or blocks whenever needed
storage for an incoming block is not available. The
memory, e.g., would be capable of holding 10 blocks of
raw partially decoded data, or 70 blocks of fully decoded
data, or any integer solution in between. This is a rela-
tively simple modification to the FBQM algorithm, re-
quiring the addition of an information chain which
identifies the age of each block in storage, and the
storage of decoded data from completely decoded blocks
until the undecoded blocks which are older are either
decoded or erased. This modified FBQM algorithm has
been simulated using pseudo-random data for several
SNR values. The results for Et/N0 = 3.0 dB are shown
in Fig. 6 where they are compared to the full FBQM
' and to a linearly buffered decoder. With the rate 1/2
code simulated, the FBQM/unscrambler combination is
equivalent to a linearly managed decoder with approxi-
mately a threefold increase in buffer-size at higher values
of /j.. Since a sixfold increase is conceptually possible, a
different algorithm could perhaps be found for decoder
scheduling which would show significant improvement
over the FBQM/unscrambler combination, and still sat-
isfy the time-sequence constraint.
(10) VI. Summary
Suppose instead of the FBQM decoder/unscrambler
combination we substitute a decoder with linear buffer
management which has the same number of bits of stor-
age as the unscrambler had. If the code rate is 1/v and
the received symbols are quantized to 3-bits each, that
memory is now able to store N/(3*v) blocks of data.
Assuming that this buffer is empty when block m — 1
is received, the probability of erasing it is the proba-
bility that it requires more than N*/j.*L/(3*v) compu-
tations.
(11)
The assumptions in both cases are approximately equiv-
alent: both saying that long computations are isolated
events.
It remains to estimate or eliminate the buffer in the
FBQM decoder itself. If it is negligible, the FBQM
decoder/unscrambler pair will be equivalent to a normal
sequential decoder with 3*v times as much memory! We
can, in fact, force a dynamic trade-off between storage
utilized by the FBQM decoder and storage utilized by
the unscrambler, by fixing their total size in bits, and
This article has presented the results of a sequence
of simulations intended to evaluate the performance of
a sequential decoder employing the FBQM memory
management algorithm. A model for the number of com-
putations required to decode a fixed-length block of data
was also developed to aid in the evaluation. Performance
curves for the FBQM decoder have been presented
which show that significant performance improvements
are possible: i.e., reduction by 0.5 dB in the value of
Eb/No required to achieve an erasure rate of 10~3 or a
reduction in erasure rate of from 10"2 to 10~* by the addi-
tion of the feedback queuing memory management
strategy, with all other decoding parameters held constant.
A brief discussion was also presented of the problems
associated with the reordering into strict time-sequence
of the FBQM decoder output data. It was shown that
even if this unscrambler must share memory with the
FBQM decoder itself, a performance improvement
equivalent to a better than threefold increase in buffer
size is possible, relative to a strictly linear-management
decoder.
For JPL's Deep Space Network, however, a preferable
solution would seem to be a FBQM decoder in the
DSSs cascaded with a separate unscrambler in the net-
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work control center. The data rate out of the FBQM siderably larger descrambler buffer could be acquired
decoder is as low as can be achieved—the true data rate for the central facility than could be deployed at each
from the spacecraft, and for a fixed dollar outlay, a con- of the affected DSSs.
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Fig. 4. Comparison between simulation and actual data
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Variable Length Short Constraint-Length Convolutional Codes:
A Comparison of Maximum Likelihood
and Sequential Decoding
J. W. Lay/one/
Communications Systems Research Section
Maximum likelihood decoding of short constraint-length convolutional codes is
one of the likely candidates for implementing high-performance telemetry systems
for future deep-space missions. It has, in fact, been considered to be the best choice
for video missions, providing better performance at the design point of 5 X 10''
than other systems of comparable complexity. Recent advances in knowledge of
sequential decoding have posed the question as to whether sequential decoding
might, in fact, be preferable to maximum likelihood decoding. The answer, devel-
oped here in terms of a hypothesized maximum likelihood decoder built techno-
logically similar to the JPL high-speed multi-mission sequential decoder, is that
maximum likelihood decoding is preferable to sequential decoding a t aSX 10-' bit
error rate. The reverse is true at 10-' and below.
Two code families of variable constraint length are also developed which per-
mit easy implementation of encoders for this hypothesized maximum-likelihood
decoder.
I. Introduction
Maximum-likelihood decoding of short constraint-length
convolutional codes is one of the likely candidates for im-
plementing high performance telemetry systems for future
deep-space missions. Proposed designs have variously
ranged over constraint-lengths from five to eight. Almost
always the proposed decoder is capable of decoding the
longest code at the highest anticipated bit rate. A number
of future missions will involve more than one planetary
encounter with a significantly lower maximum data rate
capability at the second encounter than at the first. The
question arises in this circumstance whether it might be
desirable to consider a coding system for which moderate
coding gain is achieved at the highest bit rate, but with
significantly better performance at lower data rates. This
article proposes characteristics for such a decoder, pre-
sents codes which might be used with it, and compares its
performance with that of a sequential decoder built using
the same technology.
By way of example, consider a possible mission to
Jupiter, Uranus, and Neptune at the end of this decade,
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having a maximum data rate of 105 bits/s at Jupiter. The
proposed decoder would operate at constraint length K=5
for the Jupiter encounter. The usable constraint length
would increase to K = 8 at Uranus and K = 10 at Neptune.
At 5 X 10~3 BER, this increase in.constraint length is com-
parable to an increase of 0.85 dB in bit signal-to-noise
ratio at the Neptune encounter.
II. The Proposed Decoder
Most decoders for short constraint-length convolutional
codes built or proposed to date are of one of two types,
either a fully parallel multiple processor device capable of
very high-speed operation (Ref. 1), or a single processor
device using a somewhat larger constraint length code,
having a fast enough semiconductor memory to permit
operation at the desired constraint length and data rate.
Suppose instead of asking for the fastest technically feasi-
ble memory, the designer of the single-processor decoder
had asked for the fastest mass-produced complete memory
system. Today, the answer to such an inquiry would be a
core memory system with approximately a l-/u,s cycle time.
A decoder implemented with this memory would operate
perhaps one fifth as fast as a decoder with high-speed
semi-conductor memory. In exchange for this decrease in
speed, the designer would have obtained the use of a
mature and very reliable memory technology; technology
where he could easily obtain memory of the size needed
to decode codes of constraint length 12 or longer; tech-
nology where the difficulty of testing and maintaining the
memory is a very slowly increasing function of the memory
size. He could almost ignore memory size as a constrain-
ing factor in determining the longest constraint length that
his decoder would decode.
Choosing the slower core memory would naturally re-
duce the upper limit of data rates which could be decoded.
It would also reduce the constraint length of the code
which could be decoded at the highest data rate designed.
However, depending upon mission parameters, the bigger
but slower core could increase the usable constraint
length, and hence increase the coding gain at the lower
data rates occurring later in the mission where the coding
gain may be more needed. Let us examine the decoder's
behavior. The convolutional encoder at constraint-length
k can assume 2k~1 possible "states." For each encoder state,
the decoder must record a likelihood and a most-likely
data path leading to that state. Data for the possible en-
coder states are accessed two-at-a-time for decoding com-
putations, and data can be arranged so that the pairs of
states can be simultaneously accessed from separate mem-
ory units. Thus, 2*~2 computations are required to decode
one bit of a constraint length-fc code. Using TTL logic, the
decoder computations could be easily performed within
the memory cycle in which the needed data is fetched.
The hypothetical decoder is thus able to decode one bit
of a constraint length k code in 2k'2 ps.
To see what this means in terms of code performance,
examine the curves shown in Fig. 1 where the SNR needed
to achieve a fixed design-goal bit error probability is
plotted with respect to data rate, assuming that the de-
coder is operating at as long a. constraint length as pos-
sible for each data rate. The performance-intercepts for
the various codes were obtained from previously pub-
lished simulation results (Ref. 2). Performance-intercepts
for several other existing or proposed coding systems are
included for comparison.
III. Variable Constraint-Length Codes
The codes displayed in Fig. 1 are in all cases the best-
known codes at each constraint length. They do not in
any sense form a family with common characteristics, so
implementation on a spacecraft would require almost a
complete encoder for each constraint length. Codes which
form a nested family could, however, be implemented
with little more logic than a single encoder of the longest
constraint length involved.
The rate 1/2 quick-look code devised by Massey (Ref. 3)
is a code of this type. It was defined for a constraint length
k = 48 bits, but can be truncated to k < 48 by the addi-
tion of coder taps at depth k to both generators and the
deletion of all taps beyond k. Very slight modifications
to Massey's algorithm are needed to produce a rate 1/3
quick-look code. At k = 32, the tap matrix of the resultant
code is
7630 7777 0000 7707 0700 7700 0077 0777 (1)
In Eq. (1), 7s represent taps at that depth on all genera-
tors, the 6 represents taps on the first and second gen-
erators at delay one, and the 3 represents taps on the
second and third generator at delay two. This code is
quick-look in the sense that it allows two independent
estimates of each bit, each one of which requires only one
mod-2 operation. The direct inverse for this code has the
lowest possible error probability of any nonsystematic rate
1/3 code. The code can be truncated to any depth k, by
insertion of a 7 there, and setting all entries beyond k to 0.
This code has been simulated in the vicinity of 5 X 10~3
bit error rate at various constraint lengths. The results are
plotted in Fig. 2.
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Another family of nested codes has been hand con-
structed with the aid of the hill-climbing code construc-
tion software (Ref. 2). We observe, first of all, that the
best fc = 4 code is nested within the best k = 5 code.
Starting at that k = 5 code, a k •= 6 code was constructed
by inserting a 0 into the tap matrix at depth 5, a 7 at
depth 6, and asking the hill-climb software to insert taps—
hopefully at depth 5. The process then proceeded to
k = 7, k •— 8, etc., and involved frequent back tracking,
and compromise betweer performance at different con-
straint lengths. At k —11, the tap matrix of the resultant
code is
75651234357 (2)
The result was a satisfying rather than optimizing one,
and could doubtless be improved; but even so, the family
of codes performs very close to the non-nested set of
"best" codes in the vicinity of 5 X 10~3 error rate. The
results of simulating several members of this code family
are shown in Fig. 3. In that region, the codes which were
compromised to improve others appear to be no worse
than 0.1 dB below the best codes (Ref. 2, Fig. 27), while
the best members of the nested code family are essentially
equal in performance to the overall best code of the same
length.
Fig. 4 shows the Eb/N0 required to achieve a 5 X 10~3
bit error probability as a function of data rate for the
three sets of rate 1/3 codes discussed here using the de-
coder with 1-fj.s computation time. The quick-look codes
perform significantly poorer than the other two types, and
could reasonably be dropped from consideration for short
constraint-length application. The nested non-quick-look
codes appear to be a good choice if a corresponding space-
craft encoder is to be implemented at several constraint
lengths.
IV. Comparison to Sequential Decoding
The performance variation over the (varying constraint-
length) set of convolutional codes is analogous to the
performance variation of a sequential decoder with de-
creasing data rate and increasing speed advantage. Recent
work1 has related the performance of an optimally
buffered sequential decoder to the decoding unit speed
only, and has dispelled the illusion that arbitrary increases
in buffer size can produce arbitrary improvement. A hard-
ware sequential decoder exists at JPL which can perform
a decoding computation in 1 ps (Ref. 4). This decoder was
1See "Performance of an Optimum Buffer Management Strategy for
Sequential Decoding," by J. W. Layland in this issue.
constructed from approximately the same technology as
the decoder for short constraint length codes proposed in
Section II.
Let us hypothesize, for comparison purposes, a sequen-
tial decoding machine using optimum buffer management
and capable of performing one computation in 1 .^s. The
amount of logic necessary to implement this decoder is
judged by this writer to be approximately equal to the
logic required to implement the decoder of Section II.
Assuming that this is true, the comparison between the
two types of codes is directly meaningful. The speed of
either decoder could, doubtless, be pushed upward by
factors of 2 to 4 by clever design, at some increase in cost,
and, perhaps, flexibility. The 1-ju.s figure for both repre-
sents a straight-forward design of unarguable feasibility.
At the very least, comparison with that figure provides a
reference point from which more detailed studies could
start, if needed.
The proper comparison point corresponds to an error
probability for the optimum decoder of PE, and a" deletion
probability for the sequential decoder of approximately
2 * PE, since on the average, between % and % of the bits
in a deleted block will be in error. The graphical compari-
son in Fig. 5 is at 5 X 1Q-3 and 5 X 10~4 bit error proba-
bility. Data for these curves was extracted from Fig. 1,
and from Fig. 5 in "Performance of an Optimum Buffer
Management Strategy for Sequential Decoding," by J. W.
Layland, in this issue. At the higher failure rate, the short
constraint-length codes and decoder appear preferable,
unless the customer for the data wishes to use the fact that
nondeleted blocks from the sequential decoder have an
error probability of 10"6 or less. At the lower error proba-
bility, the sequential decoder performs better, owing, of
course, to the greater steepness of the sequential decoding
deletion probability versus signal-to-noise ratio (SNR)
curves.
Note that the preferences just observed do not change
if either of the decoders is sped up small amounts by
clever design!
V. Summary
This article has developed a hypothesized convolutional
decoder capable of optimum decoding of "short" con-
straint length codes of perhaps length 12 or more; has
developed a workable nested family of codes such that an
encoder for all constraint lengths from K — 4 to K — Km
is little more complex than an encoder for K = Km alone;
and has compared the performance of this hypothesized
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decoder with a sequential decoder built with comparable error rate at which conventional deep-space video mis-
technology. The presented curves show clearly that if the sions operate, the softer threshold of the short-constraint
design failure probability is 10~3 or less, the sequential length codes means superior performance with the de-
decoder is somewhat superior, whereas with the 5 X 10~3 coder described here.
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The Development of a Dual-ln-Line Package Microcircuit Card
and Card Cage Assembly
P. D. Herr/n
Commun/cat/ons Systems Research Section
An improved Dual-ln-Line Package Microcircuit Card and Card Cage
Assembly have been developed. The external dimensions and the basic con-
figuration of a previously developed card have been essentially maintained.
However, the number of microcircuit socket locations has been increased from
106 to 126 by compressing dimensions, and the number of interface plug con-
nections has been raised from 82 to 240 by using a new high-density connector.
Also the physical size of the filtering capacitors has been reduced by selecting a
miniaturized version. All wire-wrap terminals have been placed on 2.5-mm
(0.100-in.) centers, with the exception of the capacitor terminals, to allow the
card to be wired on an automated wire-wrap machine for potential savings of
time, effort, and cost.
I. Introduction
This article discusses the development of an improved
Dual-ln-Line Package Card and Card Cage Assembly
for use in DSN digital systems. A microcircuit card and
associated cage assembly had previously been designed
and developed; however, both units possessed certain
inherent limitations which restricted their use for specific
digital subsystem applications. The purpose of this article
is to describe the manner in which this card and cage
were re-designed to accept the imposed restraints.
II. The Dual-ln-Line Package Microcircuit Card
The Dual-ln-Line Package (DIP) Microcircuit Card
is a high-density packaging panel designed to accommo-
date a wiring process referred to as automated wire-
wrapping. It is a universal card of modular construction
which provides flexibility in integrated microcircuit
packaging and prototyping. The card is designed to
accept either 14- or 16-lead plug-in integrated micro-
circuits. The front and rear views of the card are
illustrated in Figs. 1 and 2, respectively.
The card is composed of the following basic material
and hardware: (1) a copper clad epoxy glass laminate,
(2) wire-wrap socket terminals, (3) interconnect plugs
with guide pins, (4) insertion/withdrawal pressure levers,
and (5) spring pins. The characteristics of these parts
along with their functional applications will be discussed.
The primary board material is a flame retardant com-
posite which consists of a laminate base of continuous-
filament-type glass fabric impregnated with an impig-
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merited epoxy resin binder in the form of a sheet. The
sheet is over-laid and bonded with copper on both sides.
The technical designation for the composite is FR-4
glass epoxy NEMA grade-type FL-GE 125 C2/2 AIIB
per MIL-P-13949. The material covering the copper is
an Electro Tin Plate of 0.005-mm (0.0002-in.) minimum
thickness per MIL-T-10727.
The tin-plated copper surfaces on either side of the
card form the power distribution and ground planes
which connect to each DIP pattern. On the ground
plane, centered within each pattern, is a unique number-
ing system which is silk screened in black epoxy ink.
Ground is typically provided at socket terminal No. 7
for both 14- and 16-lead DIPs. Socket No. 16 only sup-
plies power for a 16-lead microcircuit; however, power
may be provided to a 14-lead DIP by jumping terminal
16 to 14. The character configuration may be observed
in Fig, 2.
There are 126 DIP patterns located on the 34.8 cm
(13.70 in.) wide X 14 cm (5.50 in.) high X 3.17 mm (0.125
in.) thick microcircuit card. Each pattern contains 16
wide-angle tapered entry socket terminals (P/N LSG-
1FG-1) manufactured by Augat Inc. in Massachusetts.
This device, which extends through and anchors into the
board, performs two functions. It serves as a socket on the
component side and a wire-wrap terminal on the op-
posite side. The body (or "sleeve") of the socket terminal
is retained in the laminate by means of a "barbed"
design shown in Fig. 3. Tests have indicated that this
"barb" will maintain its locking function when a maxi-
mum force of 5.4 kg (12 pounds) is applied. If there
should be a requirement to replace the socket terminal,
because of contact or terminal damage, it may be re-
moved simply by means of a special extraction tool
(P/N 8136-23G1) made by Augat. It is advisable to
insert the new one by using a swaging tool designed to
accommodate the form of the sleeve. Note that the
removal and insertion processes do no significant damage
to the board material. The socket terminal sleeve is made
of hard F.C. yellow brass per QQ-B-626 which is gold-
plated over nickel per MIL-G-45204. The wire-wrap
terminal portion is 13 mm (0.510 in.) long and 0.63 mm
±0.08 mm (0.025 in. ±0.003 in.) square with 0.08 mm
(0.003 in.) maximum radii on corners. A wide tapered
entry has been designed into the socket portion for ease
of DIP lead insertion. The socket contact is a 4-fingered
closed-entry device made of beryllium copper per QQ-
C-530, heat-treated to maximum tensile strength. The
contact finish is gold-plated per MIL-G-45204, 0.001 mm
(0.00004 in.) thick over stress-free nickel 0.002 mm
(0.00008 in.) thick per QQ-N-29. The socket is designed
to accept a DIP lead diameter of from 0.41 mm (0.016
in.) to 0.48 mm (0.019 in.). To avoid potential contact
damage, it is advised that the diagonal measurement of
the DIP lead should not exceed 0.48 mm (0.019 in.).
Augat Inc. has performed extensive life testing of the
socket terminal contact. Their main concern was to de-
velop a contact that would maintain its prescribed
retention force after one or more pin insertions. To
measure the insertion and withdrawal forces in grams,
Augat used a Hunter Spring Gauge Model No. 1-10000M.
A selected number of socket contacts were probed 5000
times, first with a 0.41-mm (0.016-in.) and second with
a 0.48-mm (0.019-in.) diameter round head test probe
attached to the gauge. The results of the tests indicate
that the contact pressure does decrease slightly with
probing, but that the contact establishes a set relatively
early in the probing cycle. In the first experiment, the
average insertion force was 88 grams and withdrawal
was 61 grams. Using the 0.48-mm (0.019-in.) probe, the
average insertion registered 650 grams and the with-
drawal force 260 grams. The requirement established
was for insertion and withdrawal forces to be no less
than 50 grams. Due to improved control of their manu-
facturing process, Augat exceeded our requirement by
a wide margin.
There are a total of 2368 wire-wrap terminals on the
back side of the board. With the exception of 96, which
are designated for capacitors, all terminals are spaced on
2.5-mm (0.100-in.) centers to accommodate automatic
wire-wrapping. To insure that the terminal hole posi-
tions are held within the required ±0.06-mm (±0.002-in.)
tolerance, an automatic tape-controlled drilling machine
should be employed. All board tolerances must be held
tightly because of the critical nature of the automatic
wire-wrapping process.
Two high-density right-angle connectors, secured to
the bottom of the board, provide a potential of 240
interconnect contacts. The connector is manufactured
by Viking Industries (part number 000240-0003). The
plug is composed of 3 rows of 40-blade contacts with
2.5-mm (0.100-in.) centers to accommodate automatic
rows. Diallyl Phthalate per MIL-P-19833, Type GD1-30,
constitutes the insulation material. The contact material
is phosphor bronze per MIL-QQ-8-750, which is gold-
over-nickel-plated. The contacts bend on a 90-deg angle
within the connector body and protrude on the side as
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wire-wrap terminals. The current-carrying capacity of
each contact is limited to 3 amperes. Because of close
tolerance mating problems, a precision guide pin as-
sembly was fabricated which fits into holes provided on
each side of the connector body. To prevent misalign-
ment damage, these pins assist in guiding the plug con-
tacts directly into their receptacle contacts. It might be
noteworthy to mention that after extensive research into
the connector field, it was found that this was the only
high-density, right-angle, wire-wrap connector that could
meet our specific stringent requirements.
There are two insertion/withdrawal pressure levers
mounted at the top on each side of the card. This unique
device is shown in Fig. 2. The lever is fabricated from
3.17-mm (0.125-in.) stainless steel for strength and ri-
gidity. Through the lever is mounted a 19-mm (0.750-in.)
long spring pin, which is used both as a handle and a
board locking device. The lever serves a three-fold
function. It inserts the card plug into its receptacle,
locks the card in, and releases the card from the mating
grip of the connectors. The lever was designed to pro-
duce the force required to insert and release the card
with a very moderate amount of finger pressure. A
spring pin is mounted in the board as a stop to prevent
the lever from possibly shorting the wiring terminals.
This unique type of hardware was selected because it
has the capability of retaining a tight fit when subjected
to external pressures.
There are 48 socket locations provided on the card for
the installation of filtering capacitors. These locations,
constituting the topmost and bottommost rows of sockets,
are patterned to accommodate capacitors with either
5-mm (0.200-in.) or 8-mm (0.300-in.) spaced leads. Be-
cause of limited packing density, it was imperative that
a capacitor of miniature size be selected. A study and
survey of the miniature capacitor market was accom-
plished, which yielded the monolithic-type CY30 pro-
duced by the U.S. Capacitor Corp. It is basically a
radial lead, epoxy-coated, ceramic capacitor with a rated
value of 1.0 /xF at 50 Vdc. The physical size is 8 X 8 X 3.8
mm (0.300 X 0.300 X 0.150 in.) with a lead center spac-
ing of 5 mm (0.200 in.). The lead diameter is 0.5 mm
(0.020 in.), which allows the capacitor to be held firmly
in its socket.
Ill, The DIP Microcircuit Card Cage Assembly
The DIP Microcircuit Card Cage is basically an angled-
metal structure which serves as a facility for mounting
10 DIP cards. The cage may be observed in Figs. 4
and 5. The cage is composed of 12 individual pieces of
angled aluminum, 20 aluminum card guides, an aluminum
conductor plate, and 20 connector receptacles. The
parts of the cage are fabricated from No. 2024-T4
aluminum alloy per QQA-A-225/6. The basic purposes
for using the angled-aluminum approach are for strength,
rigidity, and prevention of warpage. This design concept
was necessary because great stress is exerted on the
entire framework as the microcircuit cards are inserted
into their respective sockets.
The base plate provides the surface in which to mount
the connector receptacles. It was necessary for the plate
to be 6.3 mm (0.250 in.) thick because of pressures
incurred while inserting the card plug into the cage
receptacle. The plate is perforated to permit an unob-
structed flow of air onto the DIP cards for cooling
purposes.
The connector that mounts in the base plate is a Vik-
ing receptacle No. 00241-0021 with the same technical
specifications as its mating counterpart. The receptacle
contacts are commonly referred to as "fork contacts."
These fork contacts terminate into wire-wrap terminals
on the opposite side of the connector body. All connector
terminals are placed on 2.5-mm (0.100-in.) centers to
allow automatic wire-wrapping of the entire bottom
plane. Two guide bushing receptacles were developed
and installed into each connector body. These bushings
mate with the card connector guide pins to prevent mis-
alignment of the connectors upon initial contact.
For each card there are two guides, which are simply
slotted square bars with a pivot pin inserted near the
top edge. The card guides serve four distinct functions:
(1) they align the card plug with the plate receptacle,
(2) they add vertical strength to the cage structure,
(3) they provide a spring pin on which the insertion
lever pivots to insert the card, and (4) they serve as a
platform on which the withdrawal lever presses against
to release the mated connectors.
The entire card cage assembly is gold-plated, with
the exception of the card guides, for the vital purpose
of ground integrity. Listed in Table 1 is a unique plat-
ing process developed to prevent tarnishing of the cage
members.
All of the aforementioned parts, along with all 10
cards installed, constitute the total assembled Integrated
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DIP Microcircuit Card and Cage Package, which is
illustrated in Fig. 6.
IV. The Card Cage Mounting Enclosure
In order to mount the card cage into a rack assembly,
an enclosure was developed that serves as a medium
for securing the cage, the drawer slide assemblies, the
system interface connectors, and the front panel as-
sembly. The enclosure is easily fabricated from an inex-
pensive 43-cm X 43-cm X 10-cm X 1.6-mm (17.00-in. X
17.00-in. X 4.00-in. X 0.0625-in.) universal Bud radio
chassis.
The semi-automatic method is achieved by employing
a computer-fed manually controlled wiring machine. The
automated wire-wrapping procedure is typically accom-
plished by the use of a computer-controlled Gardner
Denver machine.
VII. Conclusion
The design characteristics of the DIP Microcircuit
Card and Card Cage Assembly provide a wide latitude
of flexibility and versatility in their application. There
are numerous distinguishing features included in the
design philosophy which contribute to freedom in appli-
cation procedures.
V. The Extender Card
A device was needed to remotely interface a DIP
card with its mating connector for check-out or modifi-
cation purposes. Therefore, a piece of hardware referred
to as an extender card was developed which elevates the
DIP card above the others to permit unobstructed access
to all electrical points. This extender card, into which is
plugged a standard card, is illustrated in Fig. 7. The
device is simply an epoxy glass board on which is
mounted card guides, 2 mating plugs, and 2 mating
receptacles which are wired in consecutive order.
VI. Wire-Wrapping Procedures
There are three basic methods used at this time for
the wire-wrapping of card terminals: (1) the manually
operated portable hand tool method, (2) the semi-
automatic machine process, and (3) the procedure in-
volving the use of a totally automated wire-wrapping
machine.
Extensive use has been made of a Model 14R2 Gardner
Denver battery-operated hand tool which accepts various
sizes of bits and sleeves for different wire and insulation
diameters. The wire generally used is described as a No. 30
solid conductor with Kynar insulation, P/N KN-30-130-6,
MIL-UL-1423. A bit (No. 507063) and a sleeve (No.
500350) are required for the installation of this particular
wire on 0.63-mm (0.025-in.) wire-wrap terminals spaced
on 2.5-mm (0.100-in.) centers. On each Augat socket
terminal, it is possible to make 3 connections of 8 wraps
each using a No. 30 gauge wire. If a connection should
necessitate removal, it is easily accomplished by the use
of a Gardner Denver unwrapping tool No. 505244.
The DIP microcircuit card has several universal appli-
cations. It may be used simply as a breadboard, as a
prototype model, or as a sophisticated piece of hardware
around which to design the most complex of systems.
The general approach allows any combination of logic
and or analog microcircuitry to be inserted and inter-
connected for any desired function.
The attributes of this unique design, versus the widely
accepted printed circuit (PC) approach, allow the engi-
neer to considerably reduce his design and development
time. PC boards possess distinctive problems which make
them impractical for general application purposes. If a
circuit change should occur, an entirely new PC layout
is required which is both costly and time consuming. In
addition, PC boards have proven to be very difficult
to change or repair in the field. Where sophisticated
logic or frequent design changes exist, economic and time
factors favor the plug-in wire-wrapped card approach.
The elements that comprise the DIP card produce
several significant advantages for design applications.
For instance, the power and ground planes, covering
each side of the board, improve high-frequency per-
formance and reduce electrostatic coupling between
each microcircuit. Power and ground are supplied to
each DIP, which eliminates the need for additional
wiring. The use of Augat-type wide-entry socket termi-
nals allows any dual-in-line package to be easily plugged
in and removed without the cumbersome task of solder-
ing and unsoldering leads. The closed-entry socket will
indefinitely maintain a secure retention force on the DIP
leads by nature of their inherent design. If for any
reason a socket terminal requires replacement, it may
simply be removed and a new one installed without
damage to the board material. At times, situations arise
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that prevent the use of DIP circuits. When this occurs,
discrete components may be mounted on an adaptor
plug which may be inserted into any of the card socket
patterns.
The wire-wrap approach also provides several dis-
tinct advantages. The solderless wrap termination tech-
nique produced such favorable application results that
it is currently considered the most preferred method
by many electronic system manufacturers. Extensive use
by the aerospace industry, the military, computer manu-
facturers, and the Bell System has proven that the wire-
wrap process is much higher in reliability, less time
consuming in application, and less costly than other
established techniques for wiring. Wire-wrap's initial
and most consistent advantage has been the significant
cost savings inherent to the process.
With the design concepts described throughout this
article, the design engineer is provided with the poten-
tial to develop any digital or analog system whether it
be simple or highly sophisticated. It was the basic intent
of this article to describe a new design approach that
can be used to replace other packaging techniques
which previously created rigid restraints in the design
of DSN digital systems.
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Table 1. Gold-plating procedure for the Card
Cage Assembly*
Sequence Procedure
1 Polish each piece carefully.
2 Mask all tapped holes.
3 Treat all parts with zincate.
4 Electroless nickel plate surfaces to 0.254-mm (0.001-
in.) thickness.
5 Bake all parts at 149°C (300°F) for 1 hour.
6 Repolish all pieces as necessary to obtain smooth surface.
7 Expose each part to "gold strike" process.
8 "Sel-Rex" hard gold plate to all surfaces to minimum
of 0.0254-mm (0.0001-in.) thickness.
9 Alodine tapped holes.
10 Buff all surfaces to mirror-bright finish.
aFor all cage parts except card guides.
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Fig. 1. DIP Microcircuit Card—microcircuit plane
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Fig. 2. DIP Microcircuit Card — wire-wrap plane
Fig. 3. Cut-away view exposing contact configuration
of Augat wide-angle tapered entry socket terminal
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Fig. 4. Top view of Card Cage Assembly
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Fig. 5. Bottom view of Card Cage Assembly
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Fig. 7. Extender Card
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Predetection Recording and Dropouts
A. S/efeys
Commun/cahons Systems Research Section
Predetection recording of spacecraft telemetry data allows for possible future
analysis of data records in the event of failures of transmitted signals. Dropouts
occurring in the playback process necessarily cause loss of information and, more
importantly, loss of time synchronization with the remaining data. The object of
this study is to show that, with proper digital handling of a timing signal initially
recorded along with telemetry data using a device incorporating a proposed digital
dropout detector, time synchronization can be maintained throughout dropouts of
lengths less than 100 ms, within some small probability of error. Uses extend to
recording of planetary entry low-rate and very long baseline interferometry data
and, in particular, to planetary radio occultation information, which is already
recorded with a timing signal on the same tape track.
I. Introduction
Currently, the DSN operates with more than one ground
station tracking during critical phases of a spacecraft mis-
sion. This technique ensures that an entire ground station
is available as backup if any failure occurs at the prime
tracking station. The ground-based equipment, however,
is designed to process the normal signal with small ability
to accommodate changes in the spacecraft signals. Hence,
it is rendered useless if failures of signal data rates or sub-
carriers, for example, occur during tracking. Recovery of
the data transmitted during such a failure can be achieved
if the spacecraft signal is continuously recorded on ana-
log magnetic tape at intermediate frequency, before any
subcarrier or data demodulation stages. Linear direct
magnetic recording utilizing wideband instrumentation
recorders such as the Ampex FR 1400 units presently
installed at DSN stations is a cost-effective way of creat-
ing real-time predetection telemetry data records for
future analysis. Imperfect tape drives and the imperfect
magnetic recording medium cause tape speed variations,
or flutter, and random data dropouts (Ref. 1), respectively.
Loss of some data and, more importantly after a dropout,
loss of synchronization with the subcarrier, bit, word, and
frame syncs are the detrimental results.
A realistic solution to this problem is to record a sinu-
soidal reference signal on the same tape track with the
data. Due to the present limitations on speed of data
reconstruction equipment, there needs to be a speed re-
duction from 304.8 cm/s (120 ips) at record to 4.76 cm/s
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(1% ips) at playback. Flutter frequency modulates the
reproduced signal at the low playback rate, necessitating
some type of flutter frequency model if the timing se-
quence is to be predictable during and after a dropout.
This article assumes that the effective flutter can be
approximated as a single-frequency FM modulating sig-
nal. Results of frequency and time-domain analyses of a
reproduced sinusoid are shown, verifying the assumption
for short time intervals (<100 ms). Computer simulation
of a digital dropout detector, consisting essentially of a
phase discriminator and a function generator, the latter
incorporating the appropriate flutter model, is described.
Probability density curves of the phase errors occurring
during randomly initiated dropouts, of duration less than
100 ms, are presented. Applications extend to recording
of planetary entry low-rate data, two station and very long
baseline interferometry (VLBI) data, and also to planetary
radio occultation experiment IF. The latter is presently
detected and then recorded along with a timing signal on
the same tape track. Occultation information lies primarily
in the phase variations of the signal, making information
extraction very vulnerable to both flutter and dropouts.
II. Frequency and Time Domain Analysis
of Flutter
A. Frequency Analysis
Most approaches (Refs. 2 and 3) characterize flutter
as a random Gaussian process, with a rather uniformly
distributed power spectrum, from 1 Hz to 10 kHz. In
this analysis, the intention is to establish that flutter
can be approximated as a single-frequency FM modulat-
ing signal.
A timing sinusoid with a frequency of 320 kHz was
recorded at 304.8 cm/s (120 ips) and played back at
4.76 cm/s (1% ips), resulting in a flutter-modulated signal
centered at 5 kHz. This was then sampled at 20 kHz, and
the data were used in a computer routine in order to iso-
late the flutter sidebands.
A Fast Fourier Transform (FFT) computer algorithm
was then applied to the sampled data; Fig. 1, representing
15 averaged spectra, clearly shows the predominant play-
back flutter sidebands, displaced 7.5 Hz from the center
frequency, in this case 4994.83 Hz. The resolution of this
particular FFT was set to 0.57 Hz, with 2048 points used.
The most immediate side lobes around each of the major
peaks are displaced by about 0.9 Hz and believed to be
due to the record flutter, affecting the playback flutter as
well as the carrier. The record flutter is substantially
smaller than the playback flutter, supporting the view
that at high speeds the tape drive is more linear.
B. Time Domain Analysis
A series of second-order Chebyshev polynomials were
fitted to the original sampled timing sinusoid for every
cycle of the sinusoid. Curves were fitted to each set of 4
sample points for every successive point, thereby resulting
in a set of values of crossover times at each half-cycle of
the function. These values were correlated for similarity
and then averaged to give the net phase response of the
sinusoid, with an estimated error of ± 10 degrees for every
180-degree phase interval. Figure 2 is a block diagram of
the program.
The ideal phase <«„* (where wf, = 4995 Hz from the FFT
analysis) was subtracted from the net phase estimate $(t)
to give 6 (t), an estimate of the phase variations due to
flutter. A continuous average of &(t) with an averaging
period of 50 cycles of the original sinusoid (about 0.01 s)
resulted in the phase function 9A (t). As expected, it was
found that 0A (t) is the sum of several sinusoids. The pre-
dominant term is of the form Km (t) sin (<amt + am), where
<->„,, agreeing with the FFT, is 7.5 Hz, and Km (t) varies
between about 1.0 and 2.0 radians.
Three other sinusoidal components were detected: one
continuous term at a frequency of 0.2 Hz and amplitude
of about 1.7 radians, and two lesser sinusoids, one at
0.5 Hz (—0.3 radians), and the other at 1.73 Hz (~0.8
radians), which alternated with a period of 0.5 s. It was
difficult to accurately define these latter amplitudes due
to the predominance of the 7.5-Hz term with its large
varying amplitude. These lower frequency terms did not
show up in the FFT analysis, due to the resolution limita-
tions in defining the spectrum.
III. Discussion of Results
The main playback flutter component at 7.5 Hz was
traced to the drive motor, which, at a tape speed of
4.76 cm/s (1% ips), rotates at 7.5 rps (450 rpm) in an
Ampex FR 1400 machine, the type on which the sig-
nal was originally reproduced. At the record speed of
304.8 cm/s (120 ips), the tape drive motor rotates at
3600 rpm. This translates down to a frequency of about
0.9 Hz at a playback speed of 4.76 cm/s (1% ips), agreeing
with the spectrum record flutter value.
The continuous 0.2-Hz component may be due to the
irregular rotation of the 25.4-cm (10-in.) takeup reel on
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playback, which rotates at about 0.12 ips when empty and
at 0.06 rps when full. This requires that the reel have two
"bumps" occur for every revolution.
If the phase were observed for a longer period of time
(i.e., the length of the tape), the frequency of this compo-
nent should decrease to about 0.1 Hz. The other two alter-
nating low-frequency signals, each present for about 0.5 s,
were not traced to any specific mechanical rotation. In any
event, the speed control built into the machine cannot
compensate for these low-frequency flutter components.
IV. Dropout Detector Simulation
Several tracking devices were simulated on a computer,
utilizing the same sampled sinusoid data. They all basi-
cally performed the function of extracting the average
phase and frequency variations 0A (t) and 6A (t) as shown
in Fig. 2. Whenever a dropout occurred, a sine function
was then generated, in the form fie (t) = Km (t) sin (<omt + am).
For any dropout, Km (t) was set equal to the average of
the magnitudes of all the preceding maxima and minima
values of fA (t). The distribution of these magnitudes was
observed to be unevenly spread about 1.5 radians, with a
maximum deviation of ±0.5 radians. o>m was in turn set
equal to the rate of change of the most recent pair of maxi-
mum and minimum values of $A (t). The resulting model
phase values Oe (t) were compared at crossover times of the
real phase function Q (t), and the errors for each half-cycle
of the sinusoid obtained. Figure 3 shows the measured
probability density of phase error for two typical dropouts.
The dropout intervals were both 100 ms, resulting in sam-
ple sets of about 1000 half-cycles, with error windows of 5
degrees used in establishing phase error magnitudes. It
should be noted that for the Rayleigh-type density curve,
the majority of error values is concentrated in the region
of less than 20 degrees, while the other curve exhibits a
broader error distribution, with a secondary peak in the
range of 35 to 40 degrees. It was found that this latter
curve represents a time interval during which there is a
rapid rate of change in the magnitudes of the maximum
and minimum values of fA (t), resulting in a higher proba-
bility of error for the estimated value of Km (t) used in the
model, and hence a larger error distribution. During both
dropouts, the magnitudes of the phase errors tended to
increase with the length of time of dropout, with errors
exceeding 20 degrees occurring typically well after 50 ms.
Hence, this simple form of detector, containing essen-
tially a phase discriminator and a sine function generator,
could track through a dropout of length 100 ms or less,
predicting the number of lost timing pulses (180 degrees
apart) with a maximum error of ±60 degrees for any
one pulse.
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Fig. 1. Power spectrum of timing sinusoid
showing flutter sidebands
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Fig. 3. Probability density of phase error between timing
sinusoid and model for two randomly initiated dropouts
Fig. 2. Block diagram analog of the time domain
analysis program
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Wide Range, Essentially Linear Control Circuit
for Control of the Reference Frequency
in Digital Phase-Locked Loops
T. O. Anderson
Communications Systems Research Section
A simple all-digital control circuit intended for control of the frequency of the
reference signal in all-digital phase-locked loops is presented. Such control circuits,
of prior art, are often nonlinear and provide only for narrow frequency range. The
present control circuit, though very simple, provides for essentially linear control
for a wide frequency range. The circuit presented in this article is intended for use
in all-digital phase-locked loops and described in this context.
I. Introduction
A phase-locked loop implemented entirely with digital
circuits references all its operations to a fixed high-
frequency service clock. This clock is derived from a
simple crystal oscillator operating at the maximum operat-
ing speed of the digital circuits. To keep the step size as
small as possible and also of the same general size for cor-
rection in either direction, the general principle of the fre-
quency correction mechanism is that of deleting every nth
pulse in the pulse train from the oscillator to an output
divider for the steady state and (n — m) and (n + m),
respectively, for correction in either direction.
The output from a simple counter/divider which can be
programmed to divide by one of a set of integers controls
a pulse delete gate resulting in the instantaneous fre-
quency of the reference signal: /„ = [(n — l)/n] /„, where
fa corresponds to the uncontrolled frequency of the ref-
erence signal. A change of n to the next larger or next
smaller integer does not result in the same frequency
change, i.e., for small n's the changes are large and for
large n's the changes are small. For (n < 10) the frequency
changes are too large and too nonlinear to be usable in a
control system. For these reasons n must be limited to
(n > 10), which in turn limits the acquisition range to
~ 5% about the center frequency.
In Ref. 1 an entirely digital implementation of a bit
synchronizer for noiseless binary data is described. This
synchronizer includes one search and one track mode,
both using the control circuit indicated above. For the
search operation n is varied from 10 to 20 and for track
operation from 20 to 30. For many purposes the search
range of only ±5% may, however, be too narrow.
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This article presents a simple control circuit which
makes the control of the frequency of the reference signal
essentially linear and extends the acquisition range from
10 to 50%.
The design strategy is explained first as it was conceived
for the simplest possible implementation. The new control
circuit is then discussed in reference both to its block
diagram and detail logic diagram.
II. Design Strategy
Deleting one pulse every nth pulse requires that n be
an integer. For smallest possible control steps n must then
include all possible integers > 2. The implementation of
fn — [(n — l)/n] fo, which is shown as plot B in Fig. 1, con-
tains a programmable counter/divider which can be pro-
grammed to divide by 2,3,4,5, • • •, n. The output of this
counter controls a pulse delete gate in the pulse train from
the oscillator to the output divider.
Another simple counter is a binary ripple counter which
divides by 2,4,8,16,32, • • •, 2". Selection of any one stage
of such a counter for control of a pulse delete gate results
in function /„ = (2n - 1/2") /„. This function, although
simple to implement, is by itself essentially unusable as
a control function. For reference see plot A, Fig. 1.
However, if one substracts the difference A — B from
B, the result, shown in plot C Fig. 1, becomes a desirable
function. For control purposes this function is essentially
linear and usable for all n's (2 ^  n) resulting in a 50%
control range.
As will be shown, both the A - B and B - (A - B)
functions are very simple to implement, each requiring
only a flip-flop (F-F) and a gate.
III. Functional Block Diagram
For references see Fig. 2. The inputs to the divide by
n divider and the divide by 2""1 divider are derived from
the true and complement output from the oscillator, re-
spectively. This will assure that A and B are of different
phase and that for n = 2, A — B = 0. As is readily ap-
parent from the block diagram (Fig. 2), if the same phase
were used for both A and B, A — B would be ambiguous.
IV. Detail Logic Connections
The A — B and 2B — A circuits are identical and very
simple, as shown in Fig. 3. An F-F is set and reset on
the A and B pulses, respectively. If two B pulses occur
within the period between two A pulses, an output pulse
is registered.
The divide n counter/divider is implemented by simply
setting a number of counter F-Fs to the binary equivalent
of n. The set operation takes place over set gates and the
F-Fs are connected to count down. The output of an all-
zero gate will enable the set gates and again set the F-Fs
to n. Setting takes place from a zero condition requiring
only a single set term for each F-F. For references see
logic diagram (Fig. 4). Only four bits are shown in the
figure; however, the design is iterative.
The counter/divider which divides by 2" is in itself
trivial. Only with n being the selection number and avail-
able in binary notation a base-two to base-ten conversion
network is required.
As apparent from the expression /„ = [(2" — 1)/2B] f0,
the frequency change for (n > 8) is negligible, n can then
be limited to (2 < n < 8). For (n < 8) the (n (2) -+ 2"10))
conversion network simply reduces to a readily available
binary-to-decimal decoder. Two design versions of the
divide by 2" counter programmable by n in binary nota-
tion and where (n < 8) are considered. The first is identi-
cal to the divide by n counter, the only difference being
that the (n(2) -» 2";io)) decoder is inserted between the
selection terms and the set gates as shown in Fig. 5.
In the second version shown in Fig. 6, the output from
the (n(2) -» 2"10)) converter selects the output from any one
stage of the counter as the final output. With the output
from any one F-F being a square wave, a circuit is required
to form a one clock period pulse of that periodicity.
For (n > 8) the divide by 2™ counter/divider or its
effect on the system should be inhibited. The inhibit term
may be the output from an OR-function whose inputs are
all the (2"10)) terms for (n > 3).
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Efficient Implementation of a Multichannel
High-Speed Correlator
T. O. Anderson
Commun/'cof/ons Sysfems Research Secff'on
The correlator presented in this article is an all-digital or sampled real-time
signal processing system. It is intended for applications requiring wide band-
width and high resolution such as measurement of spacecraft spectra or the close
scrutiny of a wide bandwidth for interference to validate performance of the new
dual S/X DSN system. The detection of signals in noise upon reception of radio
astronomy signals is yet another application for which the present instrumentation
would be useful.
I. Introduction
Earlier DSN correlators were of the serial type such as
described in Refs. 1 and 2. These were generally slow but
efficient as to component count. Other DSN correlators
have been designed and constructed of parallel designs.
These were generally very fast but their high cost often
limited the number of channels. The present correlator
design combines some of the cost efficiency of the serial
correlator, yet it operates at the speed of the parallel
designs.
The input signal is sampled at a 20-MHz rate and
quantized to one bit. The correlation function involves
time separation. One thousand twenty-four (1024) time
lags or channels are considered. The efficiency in imple-
mentation is derived from novel design strategies coordi-
nated with the most efficient functional components
presently available. As the switching rates of the more
significant bits of the accumulators decrease, the accumu-
lators are sampled via a multiplexer, and continued accu-
mulation is performed using a random access memory
(RAM). The multiplexer, which must operate at the maxi-
mum rate, is implemented using a parallel-in-serial-out
shift register. This design also separates the time base
between the input and output systems.
II. Background
For an autocorrelation function, the processing opera-
tion compares a waveform with a time shift of itself. For
a cross-correlation function, two different waveforms are
compared. In the continuous domain,
(Auto) (r)
= ^  r
X (t) X (t + r) dt
(Cross) H^(T) = -=
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In the discrete domain, the formulas become
Rx
 ^
 =
 ~NS j XkX*+r
K
jy / ^ **{/*+r
One particular system, a computer preprocessor, is de-
scribed here in detail.
The present implementation derives its efficiency from
novel design strategies coordinated with the most efficient
functional elements presently available.
III. Basic Design
As shown in the block diagram (Fig. 1), the input signal
is assumed quantized to one bit. The binary waveform is
entered, at its clock rate, serially into a 1024-bit shift regis-
ter. The register has an output or tap for each bit, each
corresponding to one-bit time lag. Each such output from
the shift register is multiplied, or added mod-2, with the
reference signal. In the case of autocorrelation, the input
signal is the reference signal. The output from each mod-2
circuit feeds an integrator or accumulator, each with a
capacity of 2" counts (8^n=^12). The most significant
bits of the accumulators are sampled via a digital multi-
plexer, and its single-term output feeds the low-speed
accumulator system which contains the random access
memory.
IV. Detail Design
Once the block diagram (Fig. 1) has been established,
the design reduces to the selection of the most efficient
high-speed functional components. In cases where ideal
components were not available, special design measures
have been considered. The most important of such spe-
cial cases occurred in the design of the high-speed high-
capacity accumulator.
V. Data Entry
A high-speed shift register (20-30 MHz) with one
parallel output for each bit is required in the data entry
section. Eight-bit 20-MHz shift registers in 16-pin pack-
ages are available from several manufacturers, 8 being a
convenient binary integer for efficient physical groupings.
One manufacturer also markets a 10-bit serial-in-parallel-
out shift register.
VI. Multiplier
Four regular mod-2 circuits are the most that can be
contained in a 14- or 16-pin package that is readily avail-
able. Six circuits could be contained in a 16-pin package
if one term were common as is the present case. Such an
element is, however, not yet made. Another design prob-
lem in conjunction with the mod-2 circuit is that the pres-
ently available high-speed high-capacity accumulators are
not equipped with clock inhibit terms. Again only four
clock gates per package are available, while six would be
possible with one term common.
If one, however, examines the logic of 74H87 (shown
in Fig. 2) and the mod-2 arithmetic,
C(A©B) = A C 0 B C
A©~B = J®B
A © B = A 0 B
one finds that 74H87 will perform the combined function
of mod-2 and clock gating for four channels.
VII. High-Speed Accumulator
No single package capable of accumulating at 20 MHz
with a capacity of 216 bits or higher is presently avail-
able. The most suitable is the dual 8-bit shift register
which can be connected as a cascaded "Johnson-counter"
with a total accumulator capacity of 2s. The one package
per accumulator described above will be referred to as
the high-speed accumulator. If one would have to resort
to two packages per accumulator, the complete correlator
would be large in size and cost. Having accumulated up
to 28, the switching rate of the most significant bit is
reduced accordingly and continued accumulation can be
performed in a more efficient manner, as will be discussed
in the following.
VIII. Low-Speed Accumulator
The design of the low-speed accumulator exhibits the
major novelty of this correlator design. For its description
and explanation, reference is made to the right side of
Fig. 1.
A multichannel low-speed accumulator may be designed
using a multiplexer and a random access memory with
the multiplexer and the memory being commonly ad-
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dressed. Assume that the input to a low-speed accumu-
lator channel is the most significant bit of a high-speed
accumulator. This bit is sampled, via the multiplexer,
and if the sample is affirmative, the count stored in the
RAM is accessed, augmented, and the augmented count
restored. It goes without saying that the speed of the
multiplexer must be adjusted to the speed of the RAM's
access-augmentation-store operation and that the number
of multiplexed channels for input to one RAM must be
such that all channels can be processed in the time be-
tween two events of the highest rate channel. An event
in this case is the high-speed accumulator reaching full
scale. The augmentation circuit is a passive parallel adder.
The event of the high-speed accumulator reaching full
scale is the input to a low-speed accumulator. Detection
of a high-speed accumulator full scale requires that a stor-
age bit be set upon the transition of the most significant
bit (MSB) of the accumulator from a one to a zero and
that this storage bit be reset upon an affirmative sample.
The design of the low-speed accumulator outlined above
becomes especially attractive, because the high-speed ac-
cumulator transition detection storage bit may be located
on the output side of the multiplexer in the already avail-
able RAM. A single bit in the RAM is used to store the
condition of the MSB of each high-speed accumulator as
detected at sample time. Upon an address, the previous
condition of its MSB is accessed. If the previous condition
is a one and the present condition a zero, full scale has
occurred in the high-speed accumulator and its count at
that address is augmented and restored. The present con-
dition of the MSB, which is now a zero, is also stored.
The augmentation circuit consists of a passive parallel
adder followed by a hold register. The RAM read/write
control is a single term. A word is available at the output
of the RAM for the duration of the read cycle which is
half the clock cycle. During the read cycle the word is
augmented through the passive adder. An intermediate
hold register is required to hold the augmented word dur-
ing the write cycle, which is the second half of a clock
cycle. Reset of the intermediate hold register for one multi-
plexer cycle will assure that the RAM is initially cleared.
IX. Multiplexer
A number of addressable multiplexer packages, de-
signed as 16 to 1, 10 to 1, 8 to 1 switching networks, are
readily available. A large tree of such multiplexer pack-
ages exhibits a considerable propagation delay. This type
of multiplexer samples the inputs sequentially. The opera-
tion of such a multiplexer requires that the input and the
output, namely, the high-speed accumulators and the
RAM, be operated on the same time base, or special sync
circuits must be inserted between the multiplexer output
and RAM input.
'
A simpler and more efficient multiplexer consists of a
string of parallel-in-serial-out shift registers. All channels
are then sampled simultaneously, and the multiplexer
clock system is entirely independent from the input clock
system.
This is especially important because the multiplexer
and the RAM interface with the computer and operate on
the computer time base.
•
v n ii i » •X. Random Access Memory
Little else need be discussed about the random access
memory except its size and/or grouping of packages to
form the required total capacity. The memory and its
associated multiplexer are dimensioned so that in the time
it takes a high-speed accumulator to reach full scale, all
channels are able to be sampled and updated, i.e., their
content read out from memory, augmented if called for,
and rewritten in memory. Popular memory sizes are
16 X 4, 64 X 4, 256 X 1, 1024 X 1 per 16-pin dual in-line
package (DIP). The access time is typically 75 ns and the
write-pulse width is of the same order.
.
XI. Speed of Operation and Component Grouping
With eight bits in the high-speed accumulator, at 20-
MHz input rate, 64 channels can be multiplexed and
updated in the time it takes to reach full scale. For 1024
channels, 16 such multiplex MUX/RAM entities must then
be multiplexed for output. Regular sequential multiplexer
packages are used for this purpose.
With nine bits in the high-speed accumulator, only
eight MUX/RAM entities are required, and with ten only
four, i.e., one per 256-channel chassis.
With a 12-bit accumulator, only a single RAM is re-
quired and no output MUX. RAMs are conveniently avail-
able in 1024 X 1, requiring one package per low-speed
accumulator bit. The entire 1024 channel low-speed
accumulator section with eight bits per accumulator, ex-
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cepting the multiplexer, can then be implemented with
only 13 packages.
XII. Packaging
The 1024-channel correlator can be packaged in four
7.6 cm (3 in.) high standard 48.3 cm (19 in.) cabinet
drawers, each containing a checker-board pattern of
32 X 20 sixteen-pin wire-wrap DIP sockets. The detail
design of the drawer may not be of any particular interest
here but is described in Ref. 3.
XIII. Conclusion
An all digital design and implementation of a 1024-
channel 20-MHz correlator has been presented which
coordinates novel design strategies with the most efficient
presently available circuit packages. Such a coordination,
for example, is the high-speed accumulator which uses a
dual 8-bit shift register package connected as a cascaded
"Johnson counter" resulting in a counting capacity of 28.
Another is the "true/complement" element used as a
combined mod-2 input and clock inhibit gate.
The digital multiplexer, yet another coordination, uses
a parallel-in-serial-out shift register. This is an especially
important innovation as it assures simultaneous sampling
of all channels. It also forms a partition between the input
and output system so that these systems can be operated
on individual and independent time basis with no other
sync measures required.
The most important innovation in the correlator design
presented is the low-speed accumulator design. Two very
attractive design coincidences have been capitalized on.
One is the requirement for an output multiplexer, which
makes possible the use of a RAM for accumulation. The
second is that once a multiplexer and a RAM are included
in the system, the status (most significant bit) of the high-
speed accumulators can most conveniently be stored in
the RAM.
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Low Noise Receivers: Microwave Maser Development
R. C. Clauss and R. B. Quinn
Communications Elements Research Section
Microwave maser amplifiers have been used by the Jet Propulsion Laboratory
in the Deep Space Network for twelve years. Pump frequency requirements have
been met mainly with reflex klystron oscillators. Other microwave power sources
have been tested for use as maser pump sources. Successful performance tests
have been achieved with backward-wave oscillators, crystal-controlled oscillators
using solid state multipliers, impatt oscillators, and an impatt noise generator.
Current maser pump source requirements have a frequency range of 12.5 to 45
GHz. Power required is approximately 150 mW. Cost, availability, reliability,
frequency and power stability, tunability, and power requirement considerations
have resulted in the use of klystrons as pump sources for all maser amplifiers
now operating in the Deep Space Network.
I. Introduction
The use of microwave maser amplifiers in the Deep
Space Network (DSN) began in 1960 at Goldstone, Cali-
fornia. A 960-MHz cavity maser was used on a 26-m-
diameter antenna. A reflex klystron oscillator at 10.6 GHz
was used to pump the maser. Since 1960, 44 maser sys-
tems have been installed on antennas in the DSN at
L-, S-, X-, and Ku-band frequencies (960 MHz to 16.3
GHz).
Five different types of microwave power sources have
been used to provide pump power for masers at the Jet
Propulsion Laboratory (JPL). Many considerations led
to the selection of reflex klystron oscillators as pump
sources for all maser amplifiers currently in use in the
DSN.
II. Maser Pump Requirements
Maser pump frequency requirements are determined
by the maser signal frequency and the type and orienta-
tion of the maser material used. Ruby material oriented
with 0 = 90 deg in comb-type traveling-wave masers is
now used in all DSN maser amplifiers. Maser signal and
pump frequencies used in the DSN or in tests at JPL are
listed in Table 1. The pump frequency required for
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optimum maser performance is within 30 MHz of the
value listed in Table 1. Individual masers of the same
design vary in the precise pump frequency needed for
optimum performance. These pump requirement varia-
tions are caused by slight differences of ruby size, orienta-
tion, microwave structure size, signal coupling circuits,
and pump coupling circuits in different amplifiers. Once
optimized, the pump frequency should be held constant
within 1 MHz. The effects of pump frequency and ampli-
tude changes on maser performance have been reported
previously (Refs. 1 and 2). Improved maser stability
achieved by pump frequency modulation (described in
Ref. 2) has been implemented in some masers operating
at S-, X-, and Ku-band frequencies. The optimum pump
power level for these masers is between 100 and 200 mW.
The selection of pump sources for maser systems used
in the DSN is influenced by many considerations. A
200-mW output power capability is desirable. 50-MHz
electronic tunability is required in most applications;
200-MHz to 4-GHz tunability is advantageous in some
systems. High input voltage requirements result in the
use of expensive power supplies and antenna cables (sys-
tems now in use have 800-volt klystron beam voltage
capability). Information about cost, availability, life ex-
pectancy, operating history, and stability is also con-
sidered in the selection of maser pump sources.
I. Pump Source Types
•
An impatt noise generator was used to pump an S-band
maser in the laboratory. The Varian VSU-9560N pro-
duced more than 200 mW total integrated noise power
between 12.63 and 12.75 GHz. The gain and noise tem-
perature of the maser (when "noise pumped") measured
the same as when the maser was pumped with a klystron.
Additional tests of noise amplitude stability, load im-
pedance change effects, environmental effects, and re-
peatability of the output noise spectrum in several units
will be required before a determination of field worthi-
ness can be reached.
Impatt oscillators operating between 12.5 and 13 GHz
are in use for maser tests in the laboratory. These simple,
easy to use oscillators are useful where maser performance
can be optimized by mechanical tuning. Limitations of
electronic tunability and frequency instability are rea-
sons for not using impatt oscillators in the field at the
present time.
A voltage-controlled crystal oscillator with a solid-
state multiplier produced more than 200-mW power and
was tunable from 12.66 to 12.72 GHz. The temperature
coefficient of power measured —0.08 dB/°C between 40
and 60°C, -0.03 dB/°C from 20 to 40°C, and less than
0.01 dB/°C from 0 to 20°C. The maximum temperature
coefficient of frequency was 2.4 kHz/°C at 55 to 60°C;
0.2 kHz/°C was measured between 10 and 20°C. This
solid-state source was used with a 2295-MHz maser in
the field for a period of one year. No degradation in
maser performance was detected during the year. The
oscillator/multiplier assembly is eight times the cost of a
klystron which gives comparable maser performance.
Backward-wave oscillators have been used in the
laboratory as pump sources at frequencies between 26.5
and 90 GHz. Performance characteristics and life test
data to 18,000 hours have been reported by Dr. Gross
in 1971 (Ref. 3). Backward-wave oscillator types used
at JPL are: Siemens Model RWO 40, RWO 60, and
RWO 90. High costs and high input voltage requirements
(2600 V) have resulted in limited use of these tubes.
Antenna installation is being considered only for the
14.3- to 16.3-GHz maser where week-to-week retuning is
a requirement.
Varian VA-246E reflex klystrons are used in 14 maser
systems (2270-2300 MHz signal frequency). These tubes
provide more than 200 mW within an electronically tun-
able range of 12.66 to 12.72 GHz. The typical frequency/
temperature coefficients are —70 kHz/°C. Warranted
tube life is 1000 hours. Average tube life in the field is
8000 hours.
A more versatile klystron, with longer life, is now used
with a tunable maser (2240-2420 MHz). The klystron
(VA-287P) has a 5000-hour warranted life. Output power
can be adjusted with beam voltage from 25 to 1000 mW.
A long-life choke-type tuner is motor driven to cover the
entire maser tuning range. The klystron tunes from 12.5
to 13.0 GHz. Resettability of the mechanical tuning sys-
tem is within 5 MHz. The electronic tuning range is 70
MHz and the frequency/temperature coefficient is —50
kHz/°C. The system has been in continuous use on the
64-m antenna for 9 months. The system is tuned for
signal frequencies of 2295 and 2388 MHz on a weekly
basis. No degradation in maser performance has been
detected during the 9-month operation. A VA-287N with-
out a tuning motor has been operating continuously in
the field without noticeable degradation for more than
2 years.
A pump package using two klystrons in push-push
operation is shown in Fig. 1. A block diagram of the
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package is shown in Fig. 2. Figure 3 shows the loss
through isolators, filters, and a power combiner as a func-
tion of frequency; the paths are as indicated by letters
A, B, and C on Fig. 2. An explanation of push-push
pumping and a maser description (using this technique)
has been published in previous reports (Refs. 4 and 5).
The klystron used in the 35- to 40-GHz range is a Varian
VA-302. Three tubes of this type, presently used in the
field, have demonstrated more than 5000 hours of life
without noticeable degradation (warranted life is 2000
hours). The VA-302 must be mechanically retuned (at
the antenna package) or replaced to accomplish a maser
frequency change. The klystron used in the 25- to 28-GHz
range is a Varian EM-1138. Warranted life is 5000 hours.
Figure 4 shows a pump package for a tunable X-band
maser using the push-push pumping scheme. Two
EM-1138 klystrons are remotely tuned to cover a 500-
MHz portion of the maser's tunable range (7700-8600
MHz). The block diagram is shown in Fig. 5. Full wave-
guide bandwidth circulators (18.0 to 26.5 GHz) are used
as isolators and as a power combiner. Total loss, from
klystron to maser connections, is shown in Fig. 6.
IV. Concluding Remarks
Today the reflex klystron is used as a pump source for
every maser amplifier operating in the Deep Space Net-
work. New solid-state devices will be tested to determine
future usefulness as pump sources. Extended maser tun-
ing ranges present the most difficult requirements for
pump sources of any type. A new pump device must
(at reasonable cost) exceed the high-performance level
achieved by today's klystrons if the device is to be used
in the DSN.
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Table 1. Pump sources used with JPL masers
Mater
frequency.
MHz
960
1420
2270-2300
2270-2300
2270-2300
2270-2300
2388
2295/2388
2240-2420
8488
7700-8600
7700-8600
7600-8900
14,300 to
16,300
1 2,500 to
18,000
Pump
frequency.
GHz
10.6
11.2
12.66-12.72
12.66-12.72
12.66-12.72
12.66-12.72
12.87
12.7/12.87
1 2.5-1 3.0b
21.85
41-43.8°
18.4-19.4
and
22.6-24.6b
40-45
25.4-27.8
and
35.4-39.3°
26.5-40
40-60
60-90
aField use is in the DSN on 26-m
Pump device
Klystron
Klystron
Klystron
Multiplier
Impatt
oscillator
Impatt noise
generator
Klystron
Klystron
Klystron
Klystron
Klystron
Klystrons
Backward-
wave
oscillator
Klystrons
Backward-
wave
oscillators
or 64-m antennas
Where
useda
Field
Lab
Field
Field
Lab
Lab
Field
Field
Field
Field
Field
Lab
Lab
Lab
Lab
Number
of
systems
4
1
28
1
2
1
3
4
1
2
1
1
1
1
1
; lab use is at JPL
for development or test purposes.
bPump range
cPump range
klystrons.
is covered by tuning motor with remote control.
is covered by replacement and mechanical tuning of
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mm*
Fig. 1. Pump package for 14.3 to 16.3 GHz maser
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Fig. 4. Pump package for tunable X-band maser
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Radio Source Calibration Program (RASCAL) —
Phase I: Antenna Gain Calibration
P D B fe/aan
Communication f/emenfs Research Section
•
A new program, for measuring antenna gain of the large DSN antenna is
described. The gain measurement procedure is outlined. Improvements over past
techniques have resulted in better knowledge of Gain Standard Horn calibrations,
in more compact procedure, andin changes in the precision comparison attenuator.
The gain accuracy goal of the primary station is ±0.05 dB, 1 a.
I. Introduction
JPL has used tracking of well-known radio sources as
a means of measuring the aperture efficiency of its large
DSN antennas for the past several years. Recently, a tech-
nique to establish a firmer foundation for these measure-
ments has been undertaken. This new technique employs
a horn antenna as a primary gain standard. (This gain
standard is presently being subjected to an absolute gain
calibration in cooperation with the National Bureau of
Standards.)
The first phase involves using the Moon-based ALSEP
(Apollo Lunar Surface Experiments Package) as a far-
field beacon to transfer the horn calibration to the 26-m-
diameter antenna at DSS 13, Goldstone. The second phase
uses the 26-m antenna to precisely measure the absolute
flux density of Cygnus A. Once the radio source has been
"calibrated" by the primary station, the resulting value
can be used by any secondary station to measure its an-
tenna efficiency. The primary station effort has been given
the acronym RASCAL for Radio Source Calibration.
II. Functional Description
A block diagram is shown in Fig. 1. Conceptually, the
procedure in obtaining a single gain data point is:
(1) Boresight the 26-m antenna (the beam of the Gain
Standard Horn (GSH) is parallel to the 26-m
antenna).
(2) Phase-lock the receiver to the ALSEP carrier and
note the automatic gain control (AGC) voltage.
(3) Phase-lock the receiver to the test transmitter (50
kHz above ALSEP) and adjust the test transmitter
signal to achieve the same AGC noted in Step 2
using the RF attenuators.
(4) Switch to the GSH, again phase-lock the receiver to
the ALSEP carrier and note the AGC voltage.
(5) Again, phase-lock the receiver to the test transmitter
and, using the RF attenuators, adjust the signal to
achieve the same AGC noted in Step 4.
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The gain of the 26-m antenna is equal to the gain of the
GSH, plus the attenuation difference between Steps 3 and
5, less the differential waveguide loss between antennas:
G26 — GQ (1)
Figure 2 shows the Gain Standard Horn mounted on
the 26-m antenna at DSS 13.
III. Improvements in Absolute Gain Calibration
An important improvement since the antenna gain cali-
bration of Ref. 1 has been the improved absolute calibra-
tion of the Gain Standard Horn (Ref. 2). This subject will
be covered in detail in a separate article. Briefly, it is
expected that the old calibration uncertainty of ±0.13 dB
(1 <r) will be reduced to approximately ±0.033 dB (1 a).
In the test of Ref. 1 the RF attenuator used was an
S-band rotary vane attenuator. While this is an excellent
laboratory tool, its use for this application showed several
problem areas. The device demonstrated a position sensi-
tivity. A temporary remote drive readout mechanism was
necessary. Finally, the field use of this precise laboratory
device was felt to be undesirable. For these reasons, the
rotary vane device has been replaced with a fixed switch-
able step attenuator plus a series vernier attenuator. The
attenuation of the step attenuator was adjusted during
fabrication to the expected gain difference between the
large paraboloid and the Standard Horn, nominally 31 dB.
The vernier attenuator is a PIN diode modulator used
in a duty-cycle-switching mode, i.e., the modulator is
biased on and the average RF attenuation is increased by
turning it off with pulses at a 4-kHz rate. The width of
the pulses can be digitally adjusted so that the RF duty
cycle and, hence, the average RF power correspondingly
changes. The device is a modified form of that described
in Ref. 3. These attenuators will be discussed in detail in
a later article.
IV. Goal
The goal of the first phase of RASCAL is to determine
the absolute antenna gain of the primary station antenna
at DSS 13 to an accuracy of ±0.05 dB, 1 a. The effort will
be a continuous one since improvements are scheduled to
be made in the antenna, and the RASCAL program will be
used to evaluate these improvements.
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Fig. 1. Gain block diagram
JPL TECHNICAL REPORT 32-1526, VOL. IX 139
Fig. 2. DSS 13 26-m antenna with mounted Gain Standard Horn
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In support of the Mariner 1973 X-band experiment, it is necessary to imple-
ment a dual-frequency microwave feed system for the DBS 14 64-m-diameter
antenna. To fulfill this requirement, ,a ^ particularly attractive approach, the reflex
feed system, is being implemented. The reflex feed configuration and the analytical
techniques used for its analysis were described in a previous report. This article
describes yheical6ulaied''gairi performance'"-o/ ilie*sysiem at1 S-band- ana -"discusses
the't'heatihg^of •'thet'feflex
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I. Comparison of Measured and Computed Feed
System Radiation Patterns
A cross-sectional view of the reflex feed system geom-
etry is shown to scale in Fig. 1. The analytical technique
used to predict the S-band radiation patterns of this sys-
tem was described in a previous reporting (Ref. 1), and a
comparison of measured and calculated radiation pat-
terns was presented for feed configuration number 1.
Figure 2 shows the final configuration (number 3) E-plane
measured and calculated patterns; Fig. 3 shows the
H-plane measured and calculated patterns. The analytical
technique utilized for these patterns differs somewhat
from that previously described in that the ellipsoid scat-
tered fields are expanded about the Point I (Fig. 1),
rather than the phase center C. By using the Point I,
the flat plate is kept outside of a sphere containing all of
the sources located on the ellipsoid surface and in the
horn aperture. By maintaining this condition, the spheri-
cal wave expansion is rigorously correct. For the cal-
culated patterns shown in Figs. 2 and 3, three azimuthal
modes (m — 0, 1, and 2) and sixty polar modes were
utilized.
II. Calculated Antenna Gain at S-Band
Using the digital antenna pattern (DAP) recording sys-
tem in the 60-ft anechoic chamber, complete feed data
were taken at the 2.295-GHz scale-model frequency.
Data were taken at 1-deg increments in polar angle and
15-deg increments in azimuthal angle. After processing
by the DAP software, the patterns were resolved into
azimuthal Fourier component patterns, and the total pat-
Jl/U .rECH/y/gAl ^EPtOR^gl-lgZfir^feL. JX
tern power was calculated. Of the total pattern power,
98.8% was in the first three azimuthal modes; m = 0,
1, and 2. Next, the fraction of the m = 0, 1, and 2 mode
energy intercepted by the tricone subreflector, relative
to the total feed power, was calculated and defined as
the forward spillover ratio. Then, each of the three m
patterns was expanded in spherical waves. Each of these
expansions was separately scattered off the tricone sub-
reflector. The three scattered patterns were vectorally
added and used to compute various efficiency compo-
nents.
Table 1 gives the gain calculation results for the reflex
feed together with a similar calculation for the present
standard feed. It can be seen that the reflex feed de-
grades performance by approximately 0.15 dB. Almost
two-thirds of this loss is due to the estimated surface
deformation loss of the planar reflector. This deformation
is caused by gravity and by non-uniform heating from the
high power S-band transmission. The next section de-
scribes the calculated power loss profile in the flat plate
which gives rise to physical distortion of the flat plate.
III. Power Loss in the Flat Plate
Because of the importance of RF heating of the flat
plate and the difficulty of accurate field measurements
of this effect, a new computer program, CURENT, has
been recently completed1 to accurately calculate the
power incident on and absorbed in any general quadric
surface illuminated by an arbitrary field. Near-field ef-
fects are taken account of by spherical wave techniques.
Figure 4 shows the power dissipation profile in the
H-plane (plane of the paper in Fig. 1) and Fig. 5 shows
the profile in the E-plane. A total power of 400 kW, a
frequency of 2.115 GHz, and a pure copper reflector are
assumed. It can be seen that, due to the focusing action
of the ellipsoid, the power dissipation is mainly in a
small central "hot spot." It is presently planned that data
such as those in Figs. 4 and 5 will be utilized to perform
laboratory heating and surface distortion tests.
aBy Richard Norman, JPL Communications Elements Research Sec-
tion.
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Table 1. Reflex and standard feed gain, 2.295 GHz
Standard feed Reflex feed
Forward spillover
Rear spillover
Non-uniform
Ratio
0.94470
0.99738
0.84207
dB
— 0.2471
— 0.0114
-0.7465
Ratio
0.96982
0.99779
0.82423
dB
-0.1331
— 0.0096
-0.8395
amplitude illumination
Non-uniform
phase illuminationa
Cross polarization
Energy (m ^  1)
Central blockage"-
Quadripod blockage
Paraboloid/subref lec-
tor surface tolerance
loss (0.1524 cm rms)
Ellipsoid surface
tolerance loss
(0.0508 cm rms)
Planar reflector
Surface tolerance loss
(0.1524 cm rms)
Transmission loss
through planar
reflector
(-23 dB)
Total
Gain for 100%
efficiency
Gain
0.97999 -0.0878 0.98408 -0.0697
0.99982
0.99805
0.94148
0.87498
0.97876
— 0.0008
-0.0085
-0.2619
— 0.5800
— 0.0932
0.99876
0.97968
0.94195
0.87498
0.97876
-0.0054
— 0.0892
-0.2597
— 0.5800
— 0.0932
0.62557
2.366795
X 106
1.480608
X 106
— 0.99762 -0.0103
— 0.97876 -0.0932
— 0.99499 —0.0218
— 2.0372 0.60191 —2.2047
63.7416 2.366795 63.7416
X 106
61.7044 1.424590 61.5369
X 106
aPhase and central blockage factors are based on a standard feed
subreflector focus position of 0.928 cm in and a reflex feed sub-
reflector position of 0.046 cm out.
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DSN Research and Technology Support
E. B. Jackson and R. B. Kolbly
R. F. Sysfems Development Section
The activities of the Development Support Group, including the Microwave
Test Facility, during the two-month period ending April 15,1972 are summarized.
Activities include operational clock synchronization, precision antenna gain mea-
surement, weak source observation, pulsar observation, tricone support structure
testing, and planetary radar preparation and execution. Activities at the Micro-
wave Test Facility include special klystron testing and tuning for the Manned
Spaceflight Tracking and Data Network, special part fabrication for the tricone
support structure, and design and fabrication of the flow panel and crowbar
subassemblies for the clock synchronization transmitting system. Significant
maintenance items include replacement of the azimuth drive gear reducer on
the 26-m-diameter antenna and modification of the power distribution system
associated with the 100-kW clock synchronization transmitter.
During the two months ending April 15, 1972, the
Development Support Group was engaged in the follow-
ing activities.
I. DSS 13 Activities
A. In Support of Section 331
1. Pulsars. The Venus Deep Space Station (DSS 13)
continues to devote approximately twenty-four hours per
week (a total of 182 hours during this period) to the ob-
servation of pulsars. Information obtained includes pulse-
to-pulse spacing, pulse time of arrival, and pulse shape.
Pulsars regularly observed (about 22 of the 50 known
pulsars) were tabulated in Ref. 1.
2. Planetary radar. In preparation for the Mercury-
Venus planetary radar observations, the 400-kW develop-
ment transmitter (2388 MHz), which had been removed
from DSS 14 in late 1971, was completely tested at the
Venus station and reinstalled at DSS 14. The develop-
ment receiver at DSS 14 was modified by adding a new
wide band "front end" converter, which operates from
2290 to 2390 MHz, with intermediate frequencies of 30
and 2.5 MHz (double conversion). Phase-lock capability
is not provided and first local oscillator frequency con-
trol is accomplished with a programmed oscillator.
Manual gain control is provided in the 30-MHz portion
of the receiver with a local control at the DSS 14 64-m-
diameter antenna pedestal control room, while a remote
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control is provided at DSS 13 via telephone lines. The
2.5-MHz intermediate frequency output is typically con-
nected to the Venus station via the microwave link for
signal processing.
To facilitate generation and control of ranging modula-
tion for the transmitter in these observations, the Station
Control and Monitor (SCAM) at the Venus station was
modified and reprogrammed to provide real-time evalua-
tion of the range polynomial. Previously the range poly-
nomial had been evaluated "off line" with a large
computer, and the range as a function of time had been
punched onto paper tape at 60-second intervals. The
generation and handling of this tape was not only bur-
densome, but the tape reader represented a significant
portion of the computer failures. Real-time polynomial
evaluation not only saves time and effort, but also pro-
vides a measurable increase in reliability.
These changes were tested on April 7, 1972 when the
planet Mercury was successfully ranged on the first
attempt using a pseudonoise (PN) code having a digit
period of 10 microseconds, resulting in a range resolution
of 750 m, two-way, without interpolation.
3. Hydrogen maser installation. In preparation for
planned interferometer experiments in cooperation with
DSS 14, a hydrogen maser, installed in a special trailer,
has been placed just south of the Operations Building
(G-51) and provisions made for hooking into the station's
Central Frequency Synthesizer. (The trailer blocks the
operator's view of the 9-m antenna so a closed-circuit tele-
vision system was installed to allow the operator to see the
9-m antenna and the surrounding area to ensure safety
during operation of the 100-kW X-band transmitter.)
B. In Support of Section 332
1. Tricone support structure (TCSS). The TCSS des-
tined for DSS 61A has been completely tested, including
testing at 400-kW radio frequency of all components
which are designed to handle that power level. The feed
cone used for testing has been dismounted, packed, and
shipped to DSS 61A. The remainder of the TCSS will be
dismantled and shipped, in conjunction with the subre-
flector for the 64-m antenna, in late June of 1972.
2. 26-m antenna azimuth drive maintenance. The 26-m
antenna is normally driven in azimuth by four hydraulic
motors individually driving the azimuth drive gear
through gear reducers having a reduction ratio of 239.96.
The hydraulic pressure on these motors, arranged in
pairs, is controlled so that two drives "lead" and two
"lag," thus providing reduced backlash operation and
reversal. In August 1970 one of the gear reducers failed
and was removed, and operation continued on an un-
balanced arrangement of two and one. In September 1971
the system was balanced by the removal of a second gear-
box, and operational limitations were imposed which
required cessation of tracking at wind velocities of
72 km/h (45 mi/h) and "stowing" the antenna in the
zenith look position. With all four gearboxes connected,
tracking had been permitted at wind speeds up to
80 km A (50 mi/h).
In March 1972 one of the two remaining gearboxes
developed failure symptoms and was replaced to avoid
possible catastrophic failure. Removal and replacement
of this gearbox was accomplished in 3M> days of sustained
effort by personnel of the Development Support Group.
The removed gearboxes have been returned to the manu-
facturer for repair as necessary.
C. In Support of Section 333
1. Precision antenna gain measurements. Continuing
this important development project, extensive data taking
continues with Cygnus A and the Apollo Lunar Surface
Experiments Package (ALSEP) as sources. While phase-
lock-tracking the ALSEP transmitter, received signal
strength ratios are established between the 26-m antenna
and the gain standard horn. After correction for differen-
tial path losses in the interconnecting waveguide, wave-
guide switches, and coaxial cables, a measurement of the
absolute gain of the 26-m antenna is obtained in com-
parison to the gain of the gain standard horn whose gain
has been carefully measured by the National Bureau of
Standards (NBS). The observed system temperature
of the radio source Cygnus A is then measured. After
correction to an equivalent 100% efficient antenna tem-
perature, Cygnus A can then be used by other DSIF
stations to measure their antenna gain at the same fre-
quency. During this period 98 hours were devoted to
tracking Cygnus A and 124 hours to tracking ALSEP.
2. Weak source observation. Using almost completely
automated data-taking procedures, measurements con-
tinue to be made of a number of radio sources and
radio emissions from planets. The sources observed dur-
ing this period are tabulated in Table 1, with 251 hours
being devoted to tracking and 298 hours to equipment
stability and "sky survey" measurements.
3. Faraday rotation. A long-term program (see Ref. 2)
for collection of Faraday rotation data from geostationary
satellite ATS-1 continues. Although other techniques for
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obtaining ionospheric correction information have been
proposed and tested, Faraday rotation data represent a
developed technique whose accuracy has been ascertained
and confidence established. These data can be used to
provide corrections to observed doppler and range meas-
urements made on spacecraft. Data collection at DSS 13
is automated and continues 24 hours per day, 7 days
per week.
D. In Support of Section 335
1. Automated subsystem and system operational tech-
nique development. In a continuing development of au-
tomated subsystem and system operational techniques,
a PDP-11 digital computer has been interfaced with the
control circuitry of the 400-kW development transmitter
in such a way that full start-up, operation, and status
monitoring can be accomplished by the computer at the
command of the operator. Extensive support has been
given this effort under the direction of personnel from
Section 335 at Pasadena. The effort during the past two
months was focused on initial hook-up, development of
suitable programming, and initial testing. At the present
time the computer has approximately 100 combined input
and output connections and monitors the values of all
meters and makes comparisons with stored limits to en-
sure that ratings are not exceeded. Error messages are
typed out as necessary when a command input by the
operator brings any parameter to a stored limit. Develop-
ment in this area will continue with the number of out-
puts and inputs to be expanded to include monitoring of
the status of the various interlocks as well as provision
of greater control capability.
E. In Support of Section 337
1. Clock synchronization transmissions. Under the
scheduled control of DSN scheduling, and as constrained
by the availability of a mutual Moon view period, regular
clock synchronization transmissions are made to each of
the overseas DSN stations with calibration transmissions
being made to DSS 14 and the United States Naval
Observatory (USNO). The number of transmissions for
the two-month period ending April 9 is tabulated in
Table 2. (Each transmission is 30 minutes in duration.)
II. Microwave Test Facility Activities
A. In Support of Section 332
J. Tricone support structure (TCSS). Fabrication of
various brackets, waveguide spacers, and special machine
shop support continues at a steady pace. However, this
effort is now finished with the completion of the final
testing of the DSS 61A system.
2. Perimeter surveillance. A low key program, pur-
sued on a noninterference basis, to provide perimeter
surveillance at the Goldstone Space Communication Com-
plex has been underway for some time. Basically, the
concept calls for detecting the passage of a vehicle along
approximately 24 of the desert roads leading into the
Complex. The passage of a vehicle would initiate telem-
etering, via an inexpensive battery-powered transmitter,
of the code assigned to that location which would then
display at both the central security post and the mobile
"roving patrol." By reference to an assignment sheet, the
displayed two-digit number will be converted to a loca-
tion, and the roving patrol will then investigate.
Suitable transmitters are available as "off the shelf"
items, and control of power drain, design of rugged, in-
conspicuous vehicle detectors, and suitable telemetry en-
coding has drawn the most attention to date. Design
of the detection/transmission/encoding unit is well along,
and work on the receiver/decoder/display will start soon.
B. In Support of Section 333
1. Antenna panel noise burst generation. To reduce
noise burst generation to a minimum, the joints between
antenna surface panels are taped with metallic tape. To
ensure that optimum results are obtained from this tap-
ing, a section of antenna with several surface panels has
been set up at an approximate angle of 45 deg with the
ground. These surface panels are irradiated from a stand-
ard Cassegrain feedcone which has been installed a few
feet away in a horizontal position in a shipping cradle.
The cone is fed by a 20-kW transmitter at 2110 MHz and
receives with a maser at 2295 MHz via the usual diplexed
arrangement. Total noise power output is recorded while
various techniques of taping are tried and irradiated.
Results of these tests will be used to choose a taping
technique for the joints on the 64-m antennas.
C. In Support of Section 335
1. Clock synchronization transmitter. Design and con-
struction of a water flow monitor panel and low (1 kV)
voltage crowbar continues.
2. Transmitter development. The continuing testing
of the 400- and 20-kW transmitters at DSS 13 requires
fabrication of various support bracketry, special chassis,
connectors, etc. Additionally, the machine shop has sup-
ported the interfacing of the PDP-11 computer with the
development 400-kW transmitter.
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D. In Support of Section 337 fully tested and tuned to specific frequencies. All opera-
tional parameters were documented and the data and
1. Acceptance klystron testing. In preparation for the test results were included with the tube when it was
Apollo 16 flight, a 20-kW transmitter klystron was care- turned over to Section 337.
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Table 1. Sources and source positions used in
weak source observation program
Position at time of observation
3C33
3C218
3C270
3C348
3C353
Cygnus XI
Beta Persei
Beta Lyrae
Jupiter
Venus
Right ascension, deg
16.850
139.178
184.502
252.452
259.772
299.326
46.500
282.267
278.658
63.419
Declination, deg
13.179
-11.981
5.975
5.000
. -0.957
35.266
40.850
33.324
-22.895
24.706
Table 2. Clock synchronization activity from DSS 13
Number of
Station
 transmissions
DSS 14 44
DSS 41 33
DSS 42 32
DSS 51 29
DSS 62 26
USNO 30
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Photon Noise Generation of Cathode-Ray Tube Display Systems
J. L Volkoff
SFOF/GCF Development Section
The mean square fluctuation components associated with the various luminous
fluxes of ambient and generated light emitted from a cathode-ray tube (CRT)
system are derived and combined to represent the photon noise component. A
rationale for the criteria required for the discernment of noisy shades of gray as
displayed by CRT systems is developed. The criteria are applied to an actual CRT
system and verified with experimental results.
I. Introduction
The importance of determining photon noise relates to
the evaluation of the photometric quality and discern-
ible limitation of the reproduced image displayed on a
cathode-ray tube (CRT) system. Fluctuations in the
stream of photons, commonly known as photon noise, are
generated by various phenomena occurring in the light
dynamics of the CRT system. The fluctuations of the light
emitted from a typical CRT system are divided into two
parts in this article. The first part describes the fluctua-
tions related to the ambient light reflected from the sys-
tem. The second part describes the fluctuations of the
light which is generated in the CRT. These fluctuations
are then combined to represent the total mean fluctuation
of the total light emitted from the system. Calculated
luminance levels required for the discernment of noisy
gray shades generated by a selected CRT system are also
shown and compared to experimental results.
II. Photon Noise Derivations
Light emitted from a CRT system (Fig. 1) is comprised
of external light reflected from the CRT system, and light
generated by the impingement of the electron beam upon
the cathodoluminescent material. The fluctuations associ-
ated with these two light sources are derived and com-
bined in the subsequent sections.
A. Ambient Light
The energy £ of a photon is the product hf, where h is
Planck's constant and / is the frequency. Consider a mono-
chromatic flux of photons n (A.) with wavelength A. flowing
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through an area dA. The energy of these photons may be
expressed photometrically as
dE dA
~A~ (i)
where Kv is a factor to convert energy to lumens, c is the
velocity of light, and V (A) is the visual response. Integrat-
ing Eq. (1) over an incremental wavelength AA at a wave-
length A results in
/ •X+AA. d\
= Kvhcn(X)V(\) I —
or
AA
(2)
(3)
where L is the luminous flux at wavelength A. The radiant
flux, of photons n (A) may be written from Eq. (3) as
(4)
where KI = K» he.
It also follows that the average radiant flux of photons
n (A) at wavelength A required to produce a mean lumi-
nous flux L is
LA (5)
1. Noise from the filter screen. A monochromatic radiant
flux of photons na (A) external to the CRT system enters at
the filter screen having a transmissivity coefficient 17 (A).
Of the amount which does not pass on to the faceplate, a
portion is absorbed «/ (A) by the filter screen and the re-
maining is reflected from the screen by the amount pf (A)
(Ref. 1). The reflectance factor p/ (A) may be interpreted
to represent the probability of the incident photons not
dissipated, whereas the factor a/ (A) = 1 — p/ (A) repre-
sents the probability pf the incident photons dissipated.
These probabilities are valid provided that the individual
events of the photons are completely random.
From the theory of partition noise (Ref. 2), the mean
square fluctuation in the radiant flux of photons
Pf (1 - ft) n°
reflected from the filter screen may be expressed as
(na - na)J = Pf = - na
where
(6)
(7)
2. Noise generated by the glass faceplate. The radiant
flux of photons impinging upon the outer surface of the
glass faceplate is Tfna. By nature of the randomness of the
reflection and absorption processes which these photons
encounter, partition noise is generated. The mean square
noise component associated with the flux of photons re-
flected from and those entering the faceplate can be
written as
where
- na)2 = kp T/ na
— Pi (1 ~ Pa)
(8)
(9)
and p, is the reflectivity coefficient of the glass faceplate.
The mean square noise component associated with the
flux of photons p,T2fna reflected from and finally passing
through the filter screen can be expressed as
(10)
Equation (10) is the first noise component term of the light
reflections from the glass faceplate. The flux of photons
(1 — pg} T,na entering the faceplate proceed to be reflected
from the inner surface of the faceplate and finally emerge
out of the CRT system carrying the second noise compo-
nent term. The flux impinging upon the inner surface is
T, (1 — pf) r,na of which pgr, (1 — p,) r/na is reflected and
TO (1 — ps)2 T/na passes to the cathodoluminescent material
(Ref. 3). This material is commonly called the phosphor
screen (Ref. 4) and will be denoted as such here.
Because the considered beam of light is monochromatic,
the values, of all parameters will be understood to be a
function of wavelength and will not be expressed as such
unless noted otherwise. This is made to simplify expres-
sions and thereby provide ease of reading.
As the light passes through the glass faceplate, the por-
tion absorbed by the faceplate is proportional to (1 — TO).
The transmission process, therefore, generates partition
noise to the flux of photons passing through. Assuming
that ra is not a function of faceplate thickness, the average
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flux of photons in the considered stream passing through
the faceplate is [(!'+ T»)/2] (1 — ,ps) Tfna.
The mean square noise component generated during the
transmission process is
ft (1 — ra) (1 + •(l-.po)'vn»
This quantity can be related to the flux of photons trans-
mitted and expressed as
(n0 — na
where
_
"•T —
(11)
(12)
The flux of photons entering the faceplate, however,
contains a noise component given in Eq. (10). This com-
ponent is contained in the flux being transmitted through
the glass faceplate. The mean square components by
Eqs. (10) and (11) can be algebraically added to give the
total mean square noise component associated in the flux
of photons impinging upon the inner surface of the face-
plate as follows:
K - na)?2 = r2a T* kp na + kr rff (1 - p,) T, na (13)
Similarly, the mean square noise component associated
with the flux reflected from the inner surface can be
written as
(na - na)?3 = - p, r, na (14)
As these photons are transmitted through the faceplate
until they impinge upon the outer surface for another
series of re-reflections and transmissions, partition noises
are again generated in the transmission and reflection
processes. By applying the noise generation argument
described for Eqs. (13) and (14), the flux of photons (raa),2
emerging from the filter screen as the second reflection
term is
(na),2- = (1 - PI,) kp r2, rf na (15)
and the mean square fluctuation associated in the flux
can be shown to be
- p,)2 kTkp
(16)
Equation (16) is the second noise component term of
the light reflections. Since there are an infinite number of
subsequent reflections and mean square fluctuation com-
ponents which can be continually described, the total
mean square fluctuation component (na — na)% associated
with the cumulative reflective fluxes is
= (na - (na - na
(17)
Combining this series expression, and eliminating the
products having second order effects, Eq. (17) reduces to
K - na)l ^ rl T* (kl + (1 - p,)» [kr kp
+ kp r, (l + r,- p,} + kr r, (1 - /,,)].} • na
= F*-na (18)
The inter-reflections of the radiant fluxes inpinging
upon the filter screen and reflecting back to the outer
surface of the glass faceplate for similar light dynamics
described above were surveyed. Each reflected flux of
photons would be reduced by the factor p/pg (1 — T/). Sub-
stituting values for the parameters of practical CRT sys-
tems, the resulting reflection terms would have less than
a second-order effect upon the value of the total mean
square fluctuation component generated in the system.
These inter-reflections are considered negligible and
therefore are not included.
3. Noise from the phosphor screen. The series of radiant
fluxes emerging from the inner surface of the glass face-
plate toward the phosphor screen including their respec-
tive mean square fluctuation components can be com-
bined and expressed as a single radiant flux of photons
including a mean square fluctuation component asso-
ciated with it. This flux then impinges upon the phosphor
screen and generates partition noise due to the random
distribution occurring in the reflection and absorption
processes. The reflective flux proceeds through the glass
faceplate and filter screen, during which further partition
noises are generated during transmission and reflection
processes. The subsequent reflection terms were neglected
because their values contribute less than third-order effects
to the total mean square fluctuation component. The first
term only was, therefore, considered.
The total flux impinging upon the phosphor screen from
the faceplate can be shown to be (Ref . 3)
(1 ~ fa}" (19)
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The mean square fluctuation contained in (na)j in its re-
duced expression is
(n. - na)? ^  (1 - fg) -r, r, [kp [1 + rg (1 - p,)]
+ Ml •-?»)*}•"•«« (20)
The flux of photons emerging from the CRT system
through the filter screen because of (-na)i can be shown to
be (Ref. 3)
where fcs = p8(l — p8), and ps is the reflectivity coefficient
of the phosphor screen. The mean square fluctuation com-
ponent in its reduced form associated with (na) is
)! - r} r2 (1 - p,)2 [h + (1 - p,)2 ps ks rg /2] • U*
= Fi-na (22)
where
/, = fcp [1 + T, (1 - p,)] + fcr (1 - p,)2
4. Combining the fluctuations. The total flux of photons
(na)( emerging from the CRT system due to the reflections
of the incident flux of ambient light na is given as (Ref. 3)
(na)t = +
where
Ha — --ps 1- PsPs
(23)
(24)
The mean square fluctuation component (na.— n0)? asso-
ciated with the total radiant flux output (na)t is found by
combining the results of Eqs. (6), (18), and (22) as follows:
+ F2)-n0 (25)
B. Generated Light
The phosphor screen, comprised of cathodoluminescent
material, will luminesce when impacted by electrons. The
light produced at the emitting surface of the.phosphor
screen will fluctuate and is characterized by the quality of
the electron beam and the properties of the cathodolumi-
nescent material. The three prime sources which can cause
the fluctuation to occur are the residual noises in the elec-
tron beam, the process of photon conversion, and the
granularity of the phosphor screen.
1. Noise in the electron beam. The electron beam curr
rent will fluctuate because of noise generated in the CRT
circuit. Initially, the signal entering the CRT circuit may
contain a mean square fluctuation voltage (u in — Um)2
produced through the receiver system, transmitter power,
etc. This fluctuation is usually low (Ref. 4).
The fluctuation generated in the CRT amplifier is char-
acterized by thermal agitation caused by the random
motion of the free electrons in the resistor in the input
stage of. the amplifier (Refs. 4 and 5). The mean square
fluctuation voltage can be expressed as
(26)
where K is Boltzmann's constant, T is the absolute tem-
perature of the resistor, R(f) is the equivalent noise re-
sistance of the system impedance, and A (/) is the power
amplification of the system. The values of R(f) and A(f)
may be a function of the frequency f within the band-
width f2 — fi.
The electron beam also contains shot noise developed
by the emission anode current i of the beam. The mean
square fluctuation current is given by
(27)
where e is the charge of an electron, and i is the dc anode
current. There are other noise components in the electron
beam current which occur from flicker effects, space-
charge limitations, transit-time effects and secondary emis-
sion. However, these noise components are low relative to
the value developed by shot noise in typical well-designed
CRT systems operating at common frequency levels
(Refs. 4 and 6). These noise components can, therefore, be
neglected.
The total mean square fluctuation current in the electron
beam can now be written from Eqs. (26) and (27) as
4KT (28)
where F(/) is the noise figure of the amplifier system.
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2. Photon conversion. The energy of the electron beam
upon impact with the phosphor screen is converted to
quencher center recombinations, backscattering of inci-
dent electrons, long-wavelength radiation from the elec-
tron, production of secondary electrons, thermal heat
transfer to environs, and finally the emission of the gener-
ated photons (Ref. 7).
Let ne be the average arrival of electrons per second at
the phosphor screen, and cover an area dA visible at the
light emitting surface of the screen. The average radiant
flux of generated photons ng emitted as a function of wave-
length can then be written as
n, (A.) = 77 (A, i) • ne (29)
where 77 (A, i) is the mean electron-photon conversion
function of the given cathodoluminescent material and
may be a function of A and beam current i. Since 77 (A., i)
represents the fraction of electron energy converted to
light and (1 — 77 (A, i)) represents the fraction transferred
to other mechanisms, it follows that partition noise is
developed in the emitted radiant flux of photons ng and
expressed as
K(A) - (30)
3. Granularity. The cathodoluminescent material is com-
prised largely of inorganic crystalline particles of sizes
varying in accordance with their size distribution. These
particles are usually deposited on the CRT glass faceplate
either by a settling process or by electrophoresis (Ref. 8).
Settled films are not as homogeneous and appear to have
higher graininess than do films processed by electroph-
oresis. The amplitude of randomness of cathodolumines-
cence was measured and shown to be greater for settled
films because of the greater nonhomogenuity of particle
size and deposition (Ref. 8). It follows that granularity, the
objective measurement of the diffusion of light by the
grains in the granular structure, must be considered as a
noise generating source.
Let 77 (A, i) signify the electron-photon conversion func-
tion at an arbitrary position located on the faceplate.
Equation (29) describes the mean photon radiant flux with
wavelength A generated for the phosphor screen. How-
ever, the photon radiant flux generated at the arbitrary
position can similarly be written as
By squaring the difference between these two emissions,
the mean square fluctuation component of the emitted
photon flux is
K(A) - n f f(A)p = MA,i) - r,(\,i)]*-(ne)* (32)
Let the granularity factor <r be defined as
(t)= I
.A
(33)
It follows that the mean square fluctuation component of
the radiant flux over the spectrum generated is
(ng — n,)2 = a2 (i) • n\ (34)
4. Combining the fluctuations. The current fluctuation
of the electron beam (Eq. 28) directly converts to a photon
fluctuation component. If the root mean square (rms)
value of this fluctuation in the beam current were divided
into the beam current, i/[(i — t)!]%, the quotient is identi-
fied as the rms signal to noise ratio (SNR) of the beam cur-
rent. Equation (28) can then be converted to a mean
square fluctuation component of the photon radiant flux
generated as follows:
|_SNR(t; (35)
where SNR (i) may be a function of the beam current.
Combining Eqs. (30), (34), and (35) yields the total mean
square fluctuation of the total generated photon radiant
flux emitted from the phosphor screen surface as follows:
K(A) - MA)]? = [|r73(A,t) [1 - 7, (A, i)] + 7
(A) = 77 (A, i)' ne (31)
(36)
This noise component characterized by the factor N% (A, f)
passes through the CRT system in which partition noises
due to reflection and transmission processes enhance the
noise component of the generated beam. Following the
same arguments described in Section A, it can be shown
that the total mean square fluctuation component of the
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generated beam emitted from the filter screen of the CRT
system is
K (A) - «,(A)]2«» = j K (1 ~ ft) [(I - p,) rgkp
= F»(A,0-n.(A) (37)
The total radiant flux of photons generated (n, (A))( by the
electron beam and emitted from the CRT system including
all the inter-reflections (Ref. 3) is given as
where
PfpB
Pa Pg PS + 2pg ps T2g
P« Pa
(38)
(39)
(40)
III. Total Noise and Total Light Emitted
The mean square fluctuation component of the ambient
photon flux can be converted to luminance by using the
square of the difference of Eqs. (4) and (5). As an example,
Eq. (25) can be rewritten as
(L-L)l = [F1 + PI + F|] • K, V (A) • na (41)
Similarly Eq. (37) can be converted to luminance. The
sum of this result with Eq. (41) will give the total mean
square fluctuation component of the total light generated
and reflected from the CRT system. This is written as
(L - L)\ = K,V (X) [(FJ + PI +
FS (A, »)•«.]
• ntt
(42)
Since all the parameters expressed in Eq. (42) are func-
tions of wavelength, the total root mean square (rms) com-
ponent of the total luminance emitted over the visual
spectrum is
V ( L - L ) f =
AX
— (43)
The total radiant flux of photons emitted at wavelength
X out of the CRT system by both the ambient light and
generated light is the sum of Eqs. (23) and (38). This flux
can be converted to luminance by applying Eq. (4). Hence
the total luminous flux L< emitted from the CRT system
over the visual spectrum is
Lt
TA,
= Kj
yx,
- (44)
IV. Rationale for Discerning Gray Shades
To just discern the luminous flux of two adjacent gray-
shade objects on a CRT screen, a certain minimum con-
trast between the displayed gray shades is required. This
minimum contrast, called the threshold contrast factor CT
for a given spectrum, is a function of luminous flux of the
object, the visual angle subtended, and the spatial fre-
quency related to either the object domain or the retinal
domain (Ref. 9). To just discern two adjacent equally sized
gray-shade objects of uniform luminance levels L! and L-,
respectively viewed from a given distance, the minimum
luminance difference' is described' by the relationship
(Ref. 9)
•*-
/l *-*2 — 1 ' (45)
However, when a fluctuation is associated with the lumi-
nous flux of each shade, the quality of the luminous flux
is degraded and is said to be noisy. Let the fluctuation be
described as the rms luminous noise component AL0 of
the object at luminance level L0, and defined by the mean
square fluctuation component as
AL0 = L0)2 (46)
In the presence of noise, the fluctuating luminance levels
of the two gray shades are such that the upper rms peak
level of the lower luminance level L2 will tend to blend in
with the lower rms peak level of the higher luminance
level L! as shown in Fig. 2. This blending results in lower-
ing the probability of discernment of the gray shades,
thereby not satisfying Eq. (45). When the luminance level
of the lower peak of the upper shade (Lt — ALa) equals
the luminance level of the upper peak of the lower shade
(L2 + AL2), discernibility is not possible since the two
gray shades in this condition at the interface blend to-
gether and appear as one shade. It is reasonable to con-
clude that the reliability of discernment can be increased
to the threshold value if the difference of the luminance
levels between the gray shades is increased. Therefore, to
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make certain that discernibility can be achieved, it is con-
cluded that the described peak luminance levels be spread
to satisfy Eq. (46) as follows:
- (L2 + AL2) = CT [Li - AL2]
(47)
The luminance difference AL( required for the discern-
ment of adjacent noisy gray shades is Li — L2, the differ-
ence of the luminance levels described in Eq. (47). This
luminance difference required for gray-shade discernment
at a constant reliability was experimentally found for a
given CRT system utilizing a P4 phosphor. These results
are shown in Fig, 3 as a function of the brighter luminance
level LB of the gray shade (Ref. 10). The CRT configura-
tion and operating conditions are given in Ref, 11. The
measured rms SNR at white level was 110. The luminance
output at the faceplate as a function of current density is
given in Table 1 (Ref. 4).1
The luminance difference AL< can also be determined
from Eq. (47) by evaluating the noise components given in
Eq. (47) by Eq. (43). The luminance level of each gray
shade is described by Eq. (44). This computation was per-
formed for a given CRT system for a luminance range
extending over three orders of magnitude and based on
the current densities given in Table 1 and the granularity
factor of the phosphor screen to be 0.025.2 The computa-
tion results are shown as a dashed curve in Fig. 3 and are
in good agreement with the experimental results.
It can be seen in Fig. 3 that a progressive deviation of
the computed result from the experimental result occurs
at luminance levels above 171.3 cd/m2 (50 ft-L). This
deviation is due to the glaring characteristics of CRT
screens which was not included in the computations.
Figure 3 also includes a curve for a noiseless CRT system.
The luminance difference required to discern noisy CRT
gray shades is about four times greater than that required
for noiseless gray shades.
V. Concluding Remarks
The luminance fluctuations generated in a CRT system
are formulated and were verified by their application to
an actual CRT system whose parameters and operating
conditions were known.
lAlso communication with Conrac Corp., CRT Dept. Communication with CBS Laboratories, Electron Physics Dept.
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Table 1. Luminance output versus current density
Luminance output
 Current density
ft-l cd/m2 A/cm'
140 479.6 0.2
115 394.0 0.1
80 274.1 0.06
60 205.6 0.04
32 109.6 0.02
0.32 1.1 0.0002
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Fig. 1. Cathode-ray tube configuration
10
Fig. 3. Difference of luminance Al( to discern gray
shades vs luminance of brighter gray shade LB
Fig. 2. Gray-shade luminous flux
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Mariner Mars 1971/P/oneer JO Multi-Mission Level Modeling Runs
Using the SFOF Mark IIIA Central Processing System Model
H. S. Simon
SFOF/GCF Development Section
Simulation models are currently being used for Space Flight Operations
Facility (SFOF) development at the Jet Propulsion Laboratory. This article
documents the results of a series of modeling runs made during January and
February 1972. The model contained a majority of the SFOF Mark IIIA Central
Processing System capabilities required to simultaneously support the orbital
phase of the Mariner Mars 1971 mission and the early cruise phase of the
Pioneer 10 mission.
I. Introduction
Simulation models are currently being developed in
the SFOF/GCF Development Section to support the
design and implementation of the SFOF Mark IIIA
Central Processing System (GPS). SFOF Mark IIIA
modeling studies began in May 1969 when it was learned
that NASA would be providing JPL with IBM 360 Model
75 digital computers to form the nucleus of the SFOF
Mark IIIA GPS.
The IBM Computer System Simulator (CSS) program
was selected for model development activities since it
runs on the 360/75 and the program itself applies spe-
cifically to computer systems. The results of previous
modeling studies that were performed during the early
stages of SFOF Mark IIIA development are described
in Refs. 1 and 2.
This article summarizes the results of seven modeling
runs made during January and February 1972 to evalu-
ate the performance of the SFOF Mark IIIA CPS, con-
figured to simultaneously support the orbital phase of
the Manner Mars 1971 mission and the early cruise
phase of the Pioneer 10 mission. A more detailed sum-
mary is contained in JPL IOM 9181-35-72, dated Febru-
ary 16, 1972 (JPL internal document).
II. Objectives
There were several objectives associated with this
series of modeling runs:
(1) Use the model to analyze the overall performance
of the Central Processing System under conditions
of dual mission loading.
(2) Alleviate problem areas (primarily main memory
core lockout) by changing the hardware and soft-
ware characteristics of the model.
(3) Determine the effect of heavy external loading on
the system and change the model characteristics
in order to support this level of loading.
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ill. Model Description
The SFOF Mark IIIA hardware configuration that was
modeled is shown in Fig. 1. The following changes were
made to this normal configuration:
(1) Runs 3, 6, and 7. A 4-megabyte IBM 2301 drum
was installed on channel 1 of the 2860-2. The 2314
disk files were relocated to channels 2 and 5.
(2) Run 4. The Large Capacity Storage (LCS) was
expanded from 2 to 4 megabytes. The read/write
storage cycle in the model, for a double word, was
reduced from 8 to 4 microseconds to reflect the
two-way interleaving addressing structure.
The line assignments for the 2909-3 input and output
high-speed data (HSD) subchannels were arbitrarily
chosen.
The software configuration that was modeled defined
the functional capabilities at the following levels:
Operating System:
Applications Software:
JPLOS, Version 3.0
Mission Build, Model 5,
Version 18
The allocation of disk resident load modules and data
tables for each of the runs are shown in Table 1. In the
model, information from a Model 5, Version 25 listing
was used as the basis for organizing the data on the
mission disk packs.
The size and residency of permanently allocated sys-
tem core is shown in Table 2.
The Statistics Gathering System (SGS) that functions
under the control of the 360/75 operating system pro-
vided timing information from the 'live" system that
was used to calibrate the model. In addition, data
obtained from listings, flow charts, and other design
information provided a percentage of manual calibration.
It is estimated that the model used for this series of
runs received approximately 30% SGS and 60% manual
calibration.
IV. Description of Modeling Runs
The seven runs were executed in the following
sequence:
Run Hardware
configuration System activity Results
3
4
Normal
Normal
Drum
4 megabytes of
LCS
Normal
Drum
Drum
Processing and display of real-time
input data, E140 site playback data, and
TTY recall data.
Same processing as for Run 1, and the
generation of Predicts and Sequence of
Events files.
Same as for Run 2.
Same as for Run 2.
Processing and display of real-time
, input data and the generation of
Predicts and SOE files.
Playback and recall data were
eliminated from the script.
Same as for Run 2.
Same as for Run 5.
Ran to completion. No problems or
anomalies observed.
Terminated by core lockout.
Same as for Run 2.
Ran to completion. No problems or
anomalies observed.
Terminated by core lockout.
Terminated due to backlogging of
queues in the model. System heading
for core lockout.
Ran to completion. No problems or
anomalies observed.
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V. Environment and Sequence of Events
The types and number of simulated input data streams
are listed in Table 3.
Other significant events, with their occurrence in time
relative to the beginning of the run (t0), were:
(1) t0 + 25 seconds. Predicts (phi-factor) file generation
of 2 passes for each of 4 stations.
(2) tQ + 70 seconds. Telemetry SDR recall for Mariner.
(3) t0 + 70 seconds. Sequence of Events file generation
of approximately 360 lines of data.
(4) t0 + 100 seconds. Telemetry SDR recall for Pioneer.
(5) *0 + 150 seconds. Recall of 100 records of Mariner
tracking data from the 490 Communications
Processor.
Additionally, a commanding sequence to DSS 14 for
Mariner, consisting of manual entry, transmission, and
enabling of a command block, was executed during each
run. A TCP stack-loading sequence to DSS 51 for Pioneer
was also simulated. Pseudo-residuals were calculated
for all input tracking streams.
Table 4 lists the displays that were initialized during
each run.
VI. Results
The results of the seven runs are summarized in
Tables 5 through 11. Each of the snap intervals repre-
sents one minute of simulated real time. A glossary of
terms used in these tables appears in Table 12.
The following is a summary of significant items:
(1) Runs 1, 4, and 7 were considered successful in
that they executed to completion (a minimum of 5
one-minute snap intervals).
(2) Runs 2, 3, 5, and 6 terminated prematurely due to
main memory core lockout conditions.
(3) Run 1 was the base run. There were no significant
problems or anomalies observed during this run.
(4) Runs 2 and 3 both terminated at approximately
50 seconds into the third snap. Core lockout
occurred about 20 seconds after the recall of track-
ing data from the Communications Processor was
initiated.
(5) A higher CPU utilization occurred during the third
snap interval of Run 3 (82% vs 45% for Run 2).
This reflects the increase in execution of user tasks
resulting from the relocation of JOBLIB load
modules to the drum and marking them non-LCS
allocatable.
(6) Only minor changes were made to the software
functions in the model for Run 4. An improvement
in system performance would be expected if signif-
icant changes were made to take advantage of the
additional 2 megabytes of LCS.
(7) The elimination of E140 playback and CP recall data
did not prevent core lockout from occurring during
Run 5 when the normal configuration was utilized.
Making Sequence of Events load modules non-
LCS allocatable and eliminating playback and
recall resulted in no significant difference. System
performance was not degraded by in-line execution
of the Sequence of Events generator (SEG) load
modules. Approximately 300 kbytes of LCS were
made available during this run. CPU utilization
during snap intervals 4 and 5 decreased drastically
due to lack of main memory core. During interval
5, the entire CPU utilization is attributable to the
system's unsuccessful searches for available core.
(8) During Runs 6 and 7, a quantity of load modules
was left on disk pack 133 and marked LCS allo-
catable. All other M3A5.RTDS.GO load modules
were placed on the drum and marked non-LCS
allocatable.
(9) Run 6 was terminated approximately 10 seconds
into the fifth snap as a result of queues in the
model overflowing. While core lockout was not
the immediate cause of the run termination, there
was much purging required to satisfy GETMAIN
requests. The resulting delay led to data being
backlogged. The backlog increased at such a rate
that even if queue overflow had not occurred it is
reasonable to assume that core lockout would have
occurred before the backlog could have been
processed.
(10) The same hardware configuration was utilized for
Runs 6 and .7. Elimination of E140 playback and
CP recall data from Run 7 removed the catalyst
that caused core lockout in Run 6.
(11) By eliminating the playback and recall data, and
placing some of the JOBLIB load modules on
drum, it was possible to complete Run 7 without
the loss of other real-time input data.
164 JPL TECHNICAL REPORT 32-1526, VOL. IX
(12) The tapes on Channel C, used primarily for data
logging, were utilized approximately 25%.
(13) Printer 460, used to display the telemetry latest
available data (LAD) dump, is the only device
that approaches saturation for each run.
(14) The outbound HSD channel to Ames was also very
active, with a channel utilization of near 70%
for each run.
(15) Input/output (I/O) channel and subchannel utili-
zation figures indicate there were no serious prob-
lems in this area.
(16) The maximum backlog of output queues, related
to the line printer, for six of the seven runs was
20 kbytes.
VII. Conclusions
Based upon the assumptions made for each run, Run 7
provided the best overall results as summarized below.
The run was operationally terminated after 6Vz snap
intervals due to the expiration of available 360/75
computer time.
(1) Operating system overhead was a lower percent-
age of total CPU utilization.
(2) Highest amount of phi-factor file and SEG pro-
gram execution.
(3) No main core user requests had to wait.
(4) No load modules purged from LCS.
(5) Main core and LCS usage less than maximum.
(6) No tasks had to wait while storage management
attempted to satisfy their core requests.
(7) No backlogging or loss of data.
The very high level of CPU utilization prevalent in
Run 7 can be attributed to (1) use of LCS for user
GETMAINs with an accompanying increase in execution
time, and (2) the presence of the SEG and PREDICTS
load modules, which once in core will absorb most of
the CPU time not used by the real-time subsystems.
Generally, main core is the limiting resource in the
system. The CORE = (LCS, MAIN) option results in im-
proved overall system performance when used on a
system-wide basis. The additional main core freed up
allows load modules to be more readily loaded and
decreases the number of main core purges required. In
order to avoid "overuse" of LCS, it is necessary to exer-
cise sound judgment when marking load modules non-
LCS allocatable in order to have LCS available for
user GETMAINS.
The runs show that tasks which buffer large amounts
of data in core (either directly or indirectly by queuing
it for someone else) will cause a heavily loaded system
to collapse. The recall of tracking data from the CP is
the obvious example on the input side of the system,
but telemetry playback can have the same effect if data
are arriving faster than they can be processed.
In order to study the core lockout problem resulting
from the fragmentation of core over a period of time,
longer modeling runs would be required.
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Table 1. Allocations of frequently accessed load modules and data tables
Load modules and data tables
Tracking
SDR data table
Telemetry
Mariner load modules
Mariner SDR data table
Pioneer load modules
Pioneer SDR data table
Monitor and Ops Control
Load modules
Pioneer
Data table
Near real-time processors
PREDICTS load modules
PREDICTS data tables (1)
PREDICTS data tables (2)
SEG data tables (2)
SEG data tables (1)
SEG data tables (2)
Ul display and output load modules
Format modules
RTSPOOL
MDR WRITE
Run 1 Run 2
132 132
133 133
232 232
133 133
133 133
133 133
134 134
133 133
133 133
233 233
133 133
134 134
233 233
133 133
133 133
237 237
237 237
Run 3 Run 4 Run 5
232
Drum
532
Drum
233
Drum
234
Drum
233
533
233
234
533
Drum
Drum
537
537
Table 2. Permanently allocated system
Description
Nucleus
Nucleus
System queue area
Trace table
Resident job queue
LINKLIB directory
SVCLIB directory
Master scheduler
RTDS.GO directory
RESIDENT RTPRGLIB
RT error message LMs
Non-UPDA data tables
Size, kbytes
124
46
30
14
10
88
56
22
50
42
16
898
132 132
133 133
232 232
133 133
133 133
133 133
1 34 1 34
133 133
133 133
233 233
133 133
134 134
233 233
133 133
133 133
237 237
237 237
core
Residence
Main
LCS
Main
Main
LCS
LCS
LCS
Main
LCS
LCS
LCS
LCS
Run 6 Run 7
232 232
133 133
532 532
Drum Drum
233 233
133 133
234 234
Drum Drum
233 233
533 533
233 233
234 234
533 533
133 133
Drum . Drum
537 537
537 537
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Table 3. Simulated input data streams
Type
EUO
O420
EUO Playback"
Tracking
Tracking
Tracking recall
Perf/status
Summary
Perf/status
Summary
F384
Tracking
Tracking
Perf/status
Summary
Perf/status
Summary
Status
AGO
Spacecraft
Mariner
Mariner
Mariner
Mariner
Mariner
Mariner
N/A
N/A
N/A
N/A
Pioneer
Pioneer
Pioneer
N/A
N/A
N/A
N/A
N/A
Pioneer
Station
14
14
62
14
62
62
14
14
62
62
51
42
51
42
42
51
51
GCF
42
Rate
331/3 bps
50 bps
33 Vs X 8 bps
1 sample/min
1 sample/min
46 samples/sec
12 blocks/min
2 blocks/min
1 2 blocks/min
2 blocks/min
2048 bps
1 sample/min
1 sample/min
12 blocks/min
2 blocks/min
12 blocks/min
2 blocks/min
3 blocks/min
1 block/74 sec
Via
HSD
HSD
HSD
CPb
CP
CP
HSD
HSD
HSD
HSD
HSD
HSD
CP
HSD
HSD
HSD
HSD
CP
HSD
aE140 playback rate = 8 times original data rate.
bCP = UNIVAC 490 Communications Processor.
Table 4. Initialized displays
User
Mariner
Pioneer
DSN
Display device
DTV channels
F-132 printers
TTY printers
DTV channels
F-132 printers
TTY printers
DTV channels
F-132 printers
TTY printers
Quantity
35
9
14
18
6
10
17
4
18
Active
displays
32
18
19
26
41
23
18
5
21
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Table 5. Statistics from Run 1
Item measured
CPU utilization (total)
Applications
Operating system overhead
CPU utilization (task breakdown)
Tracking Subsystem
Telemetry Subsystem
Command Subsystem
Monitor and Ops Control Subsystem
User Interface Subsystem
Operating system tasks
Main core usage
Average in use
Average amount allocated
Number of purges
Number of requests that had to wait
Number of LM's scatter loaded
ICS usage
Maximum
Average
LCS GETMAIN'ed core (average)
Number of LM's purged from LCS
I/O utilization
2860-2 Selector Channel
Channel 1 (disk)
Channel 2 (disk)
Channel 6 (LCS)
2870 Multiplexer Channel
Selector subchannel 1 (tapes)
Selector subchannel 4 (Pioneer devices)
Printer (OF9)
2909-3 Asynchronous Data Channel
HSD08 (output subchannel to Ames)
Subchannel 46x
Printer (460)
Task queues
CPU
Number
Average time
Core
Number
Task response rimes
Tracking
Telemetry
Monitor and Ops Control
Backlog
Tracking data
SNAP1
58%
21%
37%
2%
11%
0.2%
8%
30%
7%
630K
932K
10
0
0
1995K
1920K
142K
0
6%
5%
12%
23%
0%
13%
79%
0%
65%
10004
6 ms
0
196 ms
131 ms
417 ms
0
SNAP2
67%
24%
43%
1%
18%
0.1%
9%
31%
7%
72 6K
961K
21
0
0
2043K
200 IK
174K
10
9%
16%
16%
24%
0%
33%
71%
0%
93%
13546
5 ms
0
224ms
193ms
244ms
0
SNAP3
77%
26%
50%
7%
15%
0.2%
9%
36%
8%
806K
972K
70
0
0
2039K
1995K
175K
3
24%
12%
23%
26%
0%
13%
72%
0%
93%
16128
6 ms
0
161 ms
274 ms
206 ms
41
SNAP4
76%
26%
48%
6%
15%
0.4%
9%
36%
8%
792K
970K
63
0
0
2044K
2009K
191K
0
19%
12%
22%
24%
0%
12%
77%
0%
93%
15627
6 ms
0
179 ms
276ms
249 ms
0
SNAPS
67%
24%
42%
1%
17%
0.5%
9%
24%
7%
784K
961 K
39
0
0
2046K
2026K
204K
11
11%
13%
18%
23%
0%
12%
71%
0%
93%
13829
4 ms
0
123 ms
229 ms
236ms
0
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Table 6. Statistics from Run 2
Item measured
CPU utilization (Mai)
Applications
Operating system overhead
CPU utilization (Task breakdown)
Tracking Subsystem
Telemetry Subsystem
Command Subsystem
Monitor and Ops Control Subsystem
User Interface Subsystem
Operating system tasks
Predicts (phi-factor file) generation
Sequence of events generation
Main core usage
Average in use
Average amount allocated
Number of purges
Number of requests that had to wait
Number of LM's scatter loaded
LCS usage
Maximum
Average
LCS GETMAIN'ed core (average)
Number of LM's Purged from LCS
I/O utilization
2860-2 Selector Channel
Channel 1 (disk)
Channel 2 (disk)
Channel 6 (LCS)
2870 Multiplexer Channel
Selector subchannel 1 (tapes)
Selector subchannel 4 (Pioneer devices)
Printer (OF9)
2909-3 Asynchronous Data Channel
HSD08 (output subchannel to Ames)
Subchannel 46x
Printer (460)
Task queues
CPU
Number
Average time
Core
Number
Average time
Task response limes
Tracking
Telemetry
Monitor and Ops Control
Backlog
Tracking data
Telemetry data
Input TTY and HSD lost
SNAP1
76%
34%
43%
2%
11%
0.2%
9%
31%
7%
12%
—
690K
944K
28
0
0
2045K
1975K
173K
38
25%
16%
16%
34%
0%
14%
80%
0%
78%
12878
8 ms
0
—
256 ms
141 ms
456ms
0
0
0
SNAP2
95%
41%
53%
1%
18%
2%
10%
32%
8%
21%
1%
884K
970K
739
30
101
2044K
2020K
21 8K
45
24%
18%
28%
28%
0%
50%
71%
0%
93%
17210
11 ms
527
21 ms
3328 ms
273 ms
301 ms
0
15
0
SNAPS"
45%
13%
31%
2%
8%
2%
5%
15%
7%
5%
1%
1007K
1011K
767
55
108
204 IK
2018K
220K
2
8%
4%
19%
16%
0%
28%
35%
0%
39%
7393
0 ms
671
310ms
2832 ms
894 ms
398 ms
99
10
117
"Core lockout occurred 50 seconds into snap interval 3. .
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Table 7. Statistics from Run 3
Hem measured
CPU utilization (Mai)
Applications
Operating system overhead
CPU utilization (task breakdown)
Tracking Subsystem
Telemetry Subsystem
Command Subsystem
Monitor and Ops Control Subsystem
User Interface Subsystem
Operating system tasks
Predicts (phi-factor file) generation
Sequence of events generation
Main core usage
Average in use
Average amount allocated
Number of purges
Number of requests that had to wait
Number of LM's scatter loaded
LCS usage
Maximum
Average
LCS GETMAIN'ed core (average)
Number of LM's purged from LCS
I/O utilization
2860-2 Selector Channel
Channel 1 (drum)
Channel 2 (disk)
Channel 5 (disk)
Channel 6 (LCS)
2870 Multiplexer Channel
Selector subchannel 1 (tapes)
Selector subchannel 4 (Pioneer devices)
Printer (OF9)
2909-3 Asynchronous Data-Channel
HSD08 (output subchannel to Ames)
Subchannel 46x
Printer (460)
Taik queues
CPU
Number
Average time
Core
Number
Task response times
Tracking
Telemetry
Monitor and Ops Control
Backlog
Tracking
Telemetry
SNAP!
82%
38%
42%
1%
14%
0.2%
13%
39%
7%
5%
—
653K
950K
16
0
0
1504K
1462K
216K
0
23%
5%
14%
12%
31%
0%
13%
74%
0%
78%
12307
13ms
0
282 ms
240 ms
630 ms
0
0
SNAP2
92%
45%
46%
1%
16%
0.2%
13%
42%
7%
9%
1%
835K
974K
. 66
0
9
1 564K
1519K
273K
0
46%
5%
11%
11%
29%
0%
34%
68%
0%
84%
15228
16 ms
0
670 ms
383 ms
531 ms
0
16
SNAP3a
82%
43%
38%
2%
11%
0.2%
14%
29%
7%
7%
11%
945K
985K
82
23
72
1603K
1559K
313K
0
74%
12%
7%
9%
22%
0%
6%
53%
0%
84%
11465
10 ms
0
1201 ms
725 ms
658 ms
96
93
"Core lockout occurred 51 seconds into snap interval 3.
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Table 8. Statistics from Run 4
Hem measured
CPU utilization (total)
Applications
Operating system overhead
CPU utilization (task breakdown)
Tracking Subsystem
Telemetry Subsystem
Command Subsystem
- Monitor and Ops Control Subsystem
User Interface Subsystem
. Operating system tasks
Predicts (phi-factor file) generation
Sequence of events generation
Wain Core Usage
Average in use
Average amount allocated
.Number of purges
Number of requests that had to wait
Number of LM's scatter loaded
ICS Usage . :
' Maximum . .
Average
LCS GETMAlN'ed core (average) :
Number of LM's purged from LCS
I/O utilization
2860-2 Selector Channel
Channel 1 (disk)
Channel 2 (disk)
Channel 6 (LCS)
2870 Multiplexer Channel
Selector subchannel 1 (tapes)
Selector subchannel 4 (Pioneer devices)
Printer (OF9)
2909-3 Asynchronous Data Channel
HSD08 (output subchannel to Ames)
Subchannel 46x
Printer (460)
Task queues
CPU
Number . .
Average time
Core
Number
Average time
Talk response times
Tracking
Telemetry
Monitor and Ops Control
Backlog
Tracking data
Telemetry data
Monitor and Ops Control data
SNAP1
87%
42%
44%
1%
14%
0.2%
13%
42%
7%
7%
—
646K
936K
13
0
0
2364K
2148K
217K
0
16%
11%
15%
35%
0%
13%
79%
0%
85%
12471
14 ms
0
— •
319 ms
241 ms
583 ms
0
0
0
SNAP2
99%
51%
47%
1%
18%
0.2%
13%
43%
8%
15%
1%
809K
960K
73
0
5
2639K
2518K
273K
0
9%
12%
18%
30%
0%
46%
72%
0%
93%
15014
19 ms
0
— -
334ms
341 ms
368 ms
0
0
0
SNAP3
99%
47%
50%
5%
15%
0.2%
13%
43%
8%
10%
1%
925K
985K
224
4
26
2638K
2606K
290K
0
12%
11%
27%
29%
0%
34%
66%
0%
92%
15818
20 ms
10
42 ms
314 ms
493 ms
373 ms
71
15
10
SNAP4
100%
46%
'52%
8%
13%
0.4%
14%
46%
8%
7%
1%
950K
988K
310
8
37
271 8K
2670K
311K
0
17%
11%
32%
29% -
0%
11%
77%
0%
88%
15860
23 ms
15 : '
30 ms
322 ms
626 ms
441 ms
• . -
28
52 "• • '
0
SNAPS
99%
46%
51%
5%
15%
1%
14%
46%
7%
8%
1%
956K
995K
404
17
75
2745K
271 4K
328K
0
11%
8%
29%
27%
0%
10%
76%
0%
86%
15832
19 ms
98
• 26 ms
297 ms
485 ms
378 ms
0
50
0
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Table 9. Statistics from Run 5
Item measured
CPU utilization (total)
Applications
Operating system overhead
CPU utilization (task breakdown)
Tracking Subsystem
Telemetry Subsystem
Command Subsystem
'Monitor and Ops Control Subsystem
User Interface Subsystem
Operating system tasks
Predicts (phi-factor file) generation
Sequence of events generation
Mam core usage
Average in use
Average amount allocated
Number of purges
Number of requests that had to wait
Number of LM's scatter loaded
ICS Usage
Maximum
Average
LCS GETMAIN'ed core (average)
Number of LM's purged from LCS
I/O Utilization
2860-2 Selector Channel
Channel 1 (disk)
Channel 2 (disk)
Channel 6 (LCS)
2870 Multiplexer Channel
Selector subchannel 1 (tapes)
Selector subchannel 4 (Pioneer devices)
Printer (OF9)
2909-3 Asynchronous Data Channel
HSD08 (output subchannel to Ames)
Subchannel 46x
Printer (460)
Task queues
CPU
Number
Average time
Core
Number
Average time
Task response rimes
Tracking
Telemetry
Monitor and Ops Control
Backlog
Tracking data
Telemetry data
Monitor and Ops Control data
Input TTY and USD lost
"Core lockout occurred 1 0 seconds into snap
SNAP1
70%
32%
37%
2%
6%
0.2%
8%
29%
7%
15%
—
663K
947K
32
0
0
2042K
1965K
148K
17
19%
17%
13%
31%
0%
13%
77%
0%
78%
10206
10 ms
0
—
207 ms
188 ms
450 ms
0
0
0
0
interval 5.
SNAP2
92%
45%
46%
1%
14%
0.2%
10%
31%
7%
27%
1%
869K
973K
195
5
30
2047K
2027K
193K
32
23%
19%
24%
29%
0%
33%
76%
0%
86%
15050
10 ms
11
16 ms
341 ms
211 ms
314ms
0
0
0
0
SNAP3
89%
41%
47%
1%
14%
0.3%
10%
29%
7%
24%
2%
966K
991K
767
80
176
2045K
2030K
195K
24
25%
13%
31%
25%
0%
12%
66%
0%
92%
14812
8 ms
358
36 ms
1 1 09 ms
337 ms
256 ms
0
12
0
0
SNAP4
33%
14%
8%
1%
2%
1%
4%
10%
5%
3%
5%
1016K
1016K
1231
90
99
2043K
2023K
206K
0
8%
4%
9%
8%
0%
0%
8%
0%
26%
4072
14 ms
1080
554 ms
3726 ms
7763 ms
4059 ms
0
71
3
116
SNAPS*
6%
0%
6%
0%
0%
0%
0%
0%
6%
0%
0%
1024K
1024K
0
0
0
2024K
2024K
207K
0
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Table 10. Statistics from Run 6
Item measured
CPU utilization (Mai)
Applications
Operating system overhead
CPU utilization (task breakdown)
Tracking Subsystem
Telemetry Subsystem
Command Subsystem
Monitor and Ops Control Subsystem
User Interface Subsystem
Operating system tasks
Predicts (phi-factor file) generation
Sequence of events generation
Main core usage
Average in use
Average amount allocated
Number of purges
Number of requests that had to wait
Number of LM's scatter loaded
ICS usage
Maximum
Average
LCS GETMAIN'ed core (average)
Number of LM's purged from LCS
I/O utilization
2860-2 Selector Channel
Channel 1 (drum)
Channel 2 (disk)
Channel 5 (disk)
Channel 6 (LCS)
2870 Multiplexer Channel
Selector subchannel 1 (tapes)
Selector subchannel 4 (Pioneer devices)
Printer (OF9)
2909-3 Asynchronous Data Channel
HSD08 (output subchannel to Ames)
Subchannel 46x
Printer (460)
Task queues
CPU
Number
Average time
Core
Number
Average time
Task response times
Tracking
Telemetry
Monitor and Ops Control
Ba cklog
Tracking data
Telemetry data
aModel queue overflow due to backlog; 10
SNAP1
83%
40%
42%
1%
14%
0.2%
13%
40%
7%
5%
—
653K
927K
15
0
0
1747K
1695K
216K
0
19%
5%
14%
13%
31%
0%
13%
74%
0%
78%
12003
13 ms
0
—
285 ms
234 ms
599 ms
0
0
seconds into snap interval 5.
SNAP2
95%
46%
47%
1%
17%
0.2%
14%
43%
8%
10%
1%
835K
969K
73
1
5
1815K
1773K
275K
0
25%
6%
15%
16%
29%
0%
51%
71%
0%
93%
15320
1 6 ms
1
10 ms
353 ms
332 ms
375 ms
0
12
SNAP3
97%
44%
51%
7%
14%
0.2%
14%
44%
8%
6%
2%
937K
990K
257
13
36
1838K
1804K
306K
0
27%
11%
15%
26%
30%
0%
11%
69%
0%
86%
15686
1 6 ms
26
17ms
314 ms
525 ms
340 ms
71
34
SNAP4
97%
42%
53%
9%
11%
1%
14%
45%
7%
5%
2%
980K
996K
919
88
206
1800K
1843K
344K
0
31%.
14%
21%
31%
26%
0%
5%
66%
0%
76%
15364
19 ms
530
28 ms
414 ms
1015 ms
556ms
38
118
SNAPS*
97%
48%
48%
4%
8%
7%
14%
29%
6%
13%
14%
990K
992K
1264
15
57
1878K
1 863K
364K
0
42%
15%
22%
24%
20%
—
—
28%
0%
49%
2531
13 ms
366
44 ms
716ms
1657ms
796ms
35
149
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Table 11. Statistics from Run 7
Item measured
CPU utilization {Mai)
Applications
Operating system overhead
CPU utilization (task breakdown]
Tracking Subsystem
Telemetry Subsystem
Command Subsystem
Monitor and Ops Control Subsystem
User Interface Subsystem
Operating system tasks
Predicts (phi-factor file) generation
Sequence of events generation
Main core usage
Average in use
Average amount allocated
Number of purges
Number of requests that had to wait
Number of LM's scatter loaded
LCS usage
Maximum
Average
LCS GETMAIN'ed core (average)
Number of LM's purged from LCS
I/O utilization
2860-2 Selector Channel
Channel 1 (drum)
Channel 2 (disk)
Channel 5 (disk)
Channel 6 (LCS)
2870 Multiplexer Channel
Selector subchannel 1 (tapes)
Selector subchannel 4 {Pioneer devices)
Printer (OF9)
2909-3 Asynchronous Data Channel
HSD08 (output subchannel to Ames)
Subchannel 46x
Printer (460)
Task queues
CPU
Number
Average time
Core
Number
Task response times
Tracking
Telemetry
Monitor and Ops Control
SNAP1
78%
40%
36%
1%
7%
0.2%
13%
38%
6%
9%
—
619K
937K
12
0
0
1723K
1668K
189K
0
15%
5%
16%
10%
31%
0%
13%
74%
0%
71%
9899
13 ms
0
290ms
254 ms
550 ms
SNAP2
98%
53%
43%
1%
15%
0.1%
13%
40%
7%
19%
1%
767K
980K
46
0
0
1770K
1736K
239K
0
14%
4%
17%
13%
28%
0% .
33%
70%
0%
93%
13134
18 ms
0
273 ms
206 ms
299ms
SNAP3
94%
50%
43%
1%
15%
0.2%
13%
40%
7%
15%
1%
784K
957K
52
0
0
1770K
1743K
245K
0
20%
3%
15%
14%
27%
0%
13%
75%
0%
93%
12905
13 ms
0
507 ms
211 ms
283 ms
SNAP4
97%
52%
43%
1%
14%
0.3%
14%
42%
7%
15%
2%
791K
969K
55
0
0
1834K
1787K
288K
0
22%
5%
15%
14%
27%
0%
12%
74%
0%
93%
13305
15 ms
0
226 ms
222 ms
287 ms
SNAPS
99%
55%
43%
0.3%
15%
0.5%
, 13%
42%
7%
14%
7%
801K
961K
67
0
1
1850K
1817K
319K
0
26%
2%
14%
14%
29%
0%
12%
72%
0%
93%
13759
12 ms
0
136ms
183ms
227 ms
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Table 12. Glossary of terms
CPU utilization (total)
Applications
Operating system
overhead
Main core usage
Average in use
Average amount
allocated
Number of purges
Number of requests
that had to wait
Number of load
modules scatter
loaded
1CS usage
GETMAIN'ed core
Load modules
purged from LCS
Percentage of the snap interval the 360/75
CPU was in use, i.e., not idle or waiting.
Percentage of the snap interval the CPU was
in use by a user program.
Percentage of the snap interval the proc-
essor was in use by the operating system
servicing user requests or interrupts.
Average amount of core in use during the
snap.
Average amount of core in use plus the
average amount allocated for inactive load
modules.
The number of times during the snap that
purge attempts were made to free inactive
load modules to satisfy a GETMAIN request.
The number of GETMAIN requests which
caused the calling task to be delayed until
sufficient main storage became available.
The number of load modules loaded into
main storage in segments rather than as
single blocks, due to excessive fragmentation
of available storage.
The maximum and average amount of LCS
used during the snap.
The average amount of LCS allocated via
the LCS option of GETMAIN calls.
The number of load modules that were
purged from LCS in order to satisfy other
LCS requests.
I/O Utilization
Channel utilization
Subchannel and device
utilization
Task queues
Number (No.)
CPU
Core
Average time
Task response times
Backlog
Input TTY and HSD Lost
Core = (ICS, MAIN)
Percentage of the snap interval the channel
was busy. For the disk channels, the channel
is not made busy by seek operations.
Percentage of the snap interval the sub-
channel or device was busy.
Number of times tasks were queued for con-
trol of CPU. (Zero-time entries are included.)
Number of times tasks waited while storage
management attempted to satisfy their core
requests.
The average time in milliseconds that tasks
were queued for the reasons stated above.
The average time all tasks in the indicated
category required to process a unit of work,
i.e., from the time the unit (RTQEL) is activated
to the final EXIT under, the task.
The number of unprocessed work units at the
end of the snap.
The number of teletype and high speed data
messages discarded by the I/O interrupt
processor due to its inability to obtain core.
When executing a user GETMAIN, attempts
are first made to obtain core from LCS, be-
fore main memory.
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Madrid-to-JPL 50 kbits/s Wideband Error Statistics
J. P. McC/ure
SFOF/GCF Development Section
Detailed analysis of the results of wideband data tests conducted at 50 kbits/s
in June 1971 between Madrid and the SFOF confirms the burst nature of the
transmission errors.
Measured burst length depends critically on the definition of a burst. A typical
burst length of 200 bits was determined for the error model and method of
measurement employed. During good circuit conditions the block error rate
varies directly with block length; however, this proportionality does not hold
during poor circuit conditions. The average number of error bits in an error
block holds reasonably constant even as the error rate changes several orders of
magnitude.
I. Introduction
During the period June 8-14, 1971, a lengthy wide-
band data test was conducted between the SFOF Comm
Terminal at JPL and the NASCOM Madrid Switch
Center adjacent to DSS 61. The test, which was run at
50 kbits/s, had two objectives: (1) to determine the error
rates of a circuit generally comparable to those expected
to be used in support of MVM73, and (2) to determine
the statistical distribution of these errors.
An earlier report (Ref. 1) presented data on the first
objective, i.e., the general error rates. This article pro-
vides information on the second objective, the fine-
grained distribution of the errors.
II. Configuration
The complete test configuration is described in detail
in the earlier report. The arrangement consisted of a
full-duplex 50-kbit/s circuit between the SFOF Comm
Terminal and the NASCOM Madrid Switch Center. The
circuit was regenerated at the main NASCOM switch at
the Goddard Space Flight Center. A communication
satellite link was used between the United States and
Spain. Test data consisted of .the 2047-bit pseudo-random
pattern generated by Fredricks Model 600 Test Sets
(F600). The received data was normally accepted by an
F600, synchronized, and the bit/block errors counted
and recorded.
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During two different four-hour periods, however, the
receive line at JPL was diverted from the F600 and
routed to the Simulation Center where the incoming bits
were logged on magnetic tape by the 6050 computer.
This special configuration, shown in Fig. 1, provided the
raw data for the fine-grained error analysis.
The 6050 tapes were reduced by two 360/75 programs.
The first program compared the recorded sequence
against the known 2047 bit pseudo-random pattern, not-
ing the distance between errors. The second program
calculated various statistics from the distance-between-
errors data.
During the processing of the twenty-five reels of
6050 raw data, it was determined that the information
on thirteen of the reels could not be readily reduced
for several reasons, including lack of knowledge of where
the data stopped on each reel. These thirteen reels were
subsequently discarded, since the remaining twelve se-
quences provided a very adequate sample (5.73 X 10s
bits, about 3.17 h) distributed over several different
times and line conditions.
III. Results
Table 1 depicts some statistical parameters for each
of the sequences. The sequences have been divided into
groups according to the bit error rate of each sequence.
Characteristics of the three groups are as follows:
_, Bit error rate X Number of ¥ ,Group
 r i or ther
 or each sequence sequences ,
Green
Amber
Red
X<10-5
10-5 < X < 1(H
x>io-4
6
5
1
48.7%
42.2%
9.1%
The three groups, in order, represent excellent, normal,
and poor error performance.
Burst length, an important statistical quantity, was
measured using the simplifying assumption that bursts
are separated by at least n good bits. Credit for this
simple method is given to the Bell Telephone System
who has used it in arriving at some of their published
data. The value of n, 400 in this case, was chosen em-
pirically after examining a large number of data runs.
Table 1 shows the average burst length for each se-
quence. The longest burst, 13,636 bits, occurred in
Sequence 11. The shortest burst, 17 bits, occurred in
nearly every sequence and is caused by the data set
scrambler, which causes three output bit errors to occur
every time a line error occurs.
The block error rate is shown for three different block
lengths: 1200, 2400, and 4800 bits. Lengths of 6 and
10 bits were also calculated but are not shown. At low
bit error rates (green and amber groups) the block error
rate is generally proportional to the block length, sub-
stantiating that the error burst is short compared to a
block length, As the error rate worsens (red group) this
relationship no longer holds.
Table 1 also shows values of K for the three block
lengths. K represents the average number of error bits
in each error block. Restated, K is the number of bad
bits in each bad block. It is significant in that it indicates
how badly typical blocks are mutilated. Surprisingly, K
remains reasonably constant over all block sizes and
color groups, even as the error rate shifts nearly two
orders of magnitude and the burst length changes by
nearly an order of magnitude.
The burst ratio column is the ratio of the good (error
free) bits to the bad (error) bits within a burst. If there
were 50% errors inside a burst (as you might imagine),
this ratio would be 1.0. As indicated, the ratio is always
well above 1.0, indicating that most of the bits within a
burst are error-free. In the red group the ratio climbs
to almost nine, leading to speculation that some different
error-producing mechanism (other than impulse noise)
must come into play when such substandard error rates
are produced. Such a mechanism could be a general de-
crease in the S/N ratio to the point where the random
noise peaks produce errors.
The last set of columns shows the quantity of various
bit transitions experienced in each sequence. Using a
model developed by D. Card, of the DSN Engineering
and Operations Section, the circuit and its delivered
bits, can be considered to always be in one of two states
—burst or error-free. • During the error-free state all bits
are delivered without errors. During the burst state,
some bits are delivered in error and some are error-free,
as evidenced by the good/bad ratio discussed earlier.
Each bit may thus be classified as one of three types:
0 An error-free bit occurring during a non-burst
state. (This is the "normal" state which we would
like all bits to occupy.)
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1 An error bit occurring within a burst.
2 An error-free bit occurring within a burst.
One further note on the model: A burst always starts
with an error and ends with an error. This permits a
firm determination of the beginning and end of each
burst and eliminates the spectre of "bursts" which con-
tain no errors.
Using the above tags, a O-to-0 (0-0) transition occurs
between two bits, both of which are error-free and out-
side a burst. A 0-to-l (0-1) transition marks the beginning
of a burst and is ultimately followed by a l-to-0 (1-0)
transition at the end of the burst. The transition columns
in Table 1 contain counts of each of the seven permis-
sible types of transitions (0-2 and 2-0 transitions are not
permissible since category 2 bits can only occur within
a burst while 0 bits only occur outside a burst).
From the transition data presented, it is possible to
construct the Card transition probability matrices shown
in Table 2. These matrices depict, for each of the groups
and the total, the probability of occurrence of each of
the transitions. The bit types across the top represent
the state of bit n and the types along the left show the
state of the n + 1 bit. For instance, in the green group,
the probability of a l-to-2 transition is 0.500, whereas the
probability of a l-to-0 transition is 0.016. As earlier dis-
cussed, 0-2 and 2-0 transition are not permitted and are
not shown in the matrix.
The matrices readily show many of the characteristics
previously pointed out, the burst nature of the errors,
good/bad ratio in a burst, etc.
Figure 2 is a plot of the distance between bit errors
for each of the three groups. For example, for the green
group there were 600 cases where bits in error were
only one bit apart, i.e., they were adjacent. There were
300 cases where error bits were two bits apart, that is,
there was one good bit between two error bits.
The curves all have an initial slope of 1/2™ up to a
distance of 8-10 bits, indicating a complete burst condi-
tion where half the bits are in error and half are correct.
Beyond the 8-10 bit distance the curves flatten and enter
a random error region where most of the bits are good
and only a few are in error. The peak at 17 bits distance
is caused by the data set and is not a "natural" phe-
nomenon.
As may be deduced from the curves (and seen in the
raw data) most of the errors occur in the burst condi-
tion. The occasional random-type errors, however, gen-
erate "bursts" containing many good bits. These good
bits, in turn, cause the good/bad bit ratio to climb.
The good/bad ratio (Table 1) should, therefore, be
viewed with a wary eye. The values shown are true, but
only for the model described and then only when the
burst length is determined as previously discussed.
An alternate model has been devised which permits
both burst and random errors. Future effort may be de-
voted to determining the parameters of this expanded
model.
IV. Applicability to MVM '73
The circuit tests reported on herein were run at 50
kbits/s. The wideband network now being implemented
to support MVM73 will operate at 28.5 kbits/s. Per-
formance at the lower rate can only be determined by
measurement after the new network is installed. Never-
theless, the performance prediction for the lower rate
as compared to the 50-kbits/s data presented herein is as
follows:
Parameter Effect of decreasing rate from50 to 28.5 kbits/s
Bit error rate
Burst length
Block error rate
K
Burst good/bad
ratio
Transition
probabilities
No change
Will decrease in proportion to rate
decrease
Will increase in inverse proportion
to rate decrease
Will decrease in proportion to rate
decrease
No change
No change
V. Conclusions
(1) The typical burst length (200± bits) is short com-
pared to the present wideband block length (1200
bits).
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(2) The number of bits in error per block in error (K) occur in tight groups. Within these groups the bits
is reasonably constant over large changes in bit are nearly totally random.
frror (4) Most of the time the error rate is better than the
(3) The idea that most of the bits in a burst are error- average. In fact, this gets even more so as the
free must be tempered with the definition of what sample interval is decreased.
constitutes a burst. Most of the errors actually
Reference
1. McClure, J. P., "Ground Communications Facility 50-kbps Wideband Data
Error Rate Test," in The Deep Space Network Progress Report, Technical
Report 32-1526, Vol. VI, pp. 149-151. Jet Propulsion Laboratory, Pasadena,
Calif., Dec. 15,1971.
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Group
Green
Amber
Red
Green
total
Amber
total
Red
total
Grand
total
Sequence
No.
13
14
15
16
17
18
3
6
8
19
20
11
Total
bits
51451345
46043171
41468126
44651211
44301174
51389935
39198003
42681997
62300445
54343756
43441434
52020411
279304962
241965635
52020411
573291008
Bits
in
error
87
260
229
177
233
248
2009
1747
1150
1233
1554
15203
1234
7592
15203
24029
Bit
error
rate
0.0000017
0.0000056
0.0000055
0.0000040
0.0000053
0.0000048
0.0000509
0.0000409
0.0000185
0.0000227
0.0000357
0.0002922
0.00000442
0.00003138
0.0002922
0.00004191
Number
of
bursts
3
4
3
3
3
4
35
13
16 .
22
18
100
20
104
100
224
Average
burst
length
132.0
151.5
216.0
178.0
188.0
171.2
167.4
481.2
1 65.6
146.9
216.1
1513.9
171.1
226.4
1513.9
1037.6
1200
0.0000700
0.0001043
0.0001158
0.0000806
0.0001084
0.0000934
0.0012552
0.0004780
0.0003274
0.0005079
0.0005801
0.0047982
0.0000945
0.0005901
0.0047982
0.0007305
Block error rate
2400
0.0001399
0.0002085
0.0001736
0.0001613
0.0002167
0.0001868
0.0022655
0.0007872
0.0005393
0.0009274
0.0009392
0.0057670
0.0001804
0.0010216
0.0057670
0.0010424
4800
0.0002799
0.0004170
0.0003473
0.0003225
0.0003251
0.0003736
0.0041636
0.0014620
0.0010016
0.0018550
0.0017680
0.0069207
0.0003437
0.0019242
0.0069207
0.0016076
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Table 1. Error statistics
Average K
1200
29.00
64.75
57.25
59.0
58.25
62.0
48.76
102.71
67.71
53.61
74.0
73.08
56.09
63.80
73.08
68.85
24OO
29.00
64.75
76.33
59.0
58.25
62.0
54.03
124.71
82.21
58.71
91.41
121.61
58.76
73.71
121.61
96.50
4800
29.00
64.75
76.33
59.0
77.67
62.0
58.79
134.31
88.54
58.71
97.13
202.68
61.70
78.27
202.68
125.15
Burst
. good/bad
ratio
3.552
1.335
1.830
2.017
1.421
1.762
1.921
2.581
1.304
1.621
1.503
8.957
1.783
1.871
8.957
6.350
Transitions
0-0
51450945
46042560
41467474
44650673
44300606
51389245
39192109
42675727
62297778
54340501
43437525
51868923
279301503
241943640
51868923
573114066
0-1
3
4
3
3
3
4
35
13
16
22
18
100
20
104
100
224
1-1
40
119
111
96
104
127
917
859
622
541
759
4695
597
3698
4695
8990
1-0
3
4
3
3
3
4
35
13
16
22
18
100
20
104
100
224
1-2
44
136
115
78
126
117
1047
874
512
670
777
10406
616
3880
10406
14902
2-1
44
136
115
78
126
117
1047
874
512
670
777
10406
616
3880
10406
14902
2-2
265
211
304
279
205
320
2812
3636
988
1329
1559
125780
1584
10324
125780
137688
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Table 2. Card transition probability matrices
Green
set 0
0
1
2
1-17.17 X 10-8)
7.17 X 10~8
—
Amber
set 0
0
1
2
1-I4.30X 1(T7)
4.30 X 1<r7
—
Red
set 0
0
1
2
1-0.93 X IO-«)
1.93 X 1<r6
—
Total
sei 0
0
1
2
1-(3.91 X lO-7)
3.91 X 10-7
—
1
0.016
0.484
0.500
1
0.014
0.481
0.505
1
0.007
0.309
0.684
1
0.009
0.373
0.618
2
—
0.280
0.720
2
—
0.273
0.727
2
—
0.076
0.924
2
—
0.098
0.902
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Prototype S- and X-Band Feed System Hardware
M. S. Kafow and H. R. Hoggan
DSIF Engineering Section
The hardware for supporting the prototype S- and X-band feed system on the
64-m-diameter antenna is described. The S-band ellipsoid reflector is supported
on flextures which provide for thermal expansion. The X-band dichroic/S-band
flat reflector assembly consists of a welded assembly of aluminum plates with
provisions to mount the X-band transparent sheet.
I. Introduction
The S- and X-band feed system on the 64-m-diameter
antenna will provide simultaneous S-band diplexed oper-
ation and X-band receiving capabilities along the same
RF boresight direction. The functional descriptions of
the physical hardware assemblies were noted in Ref. 1,
and the radio frequency techniques were described in
Ref. 2.
This article describes the hardware designs of the re-
flectors and their supporting system. Photographs of the
top portion of the supporting truss for the ellipsoid under-
going fabrication are included. The descriptive photos of
the dichroic plate assembly will follow in later articles
along with detailed descriptions of the retraction mech-
anisms.
Additional analyses of radio frequency techniques are
found in another article1 in this technical report.
!See "S- and X-Band RF Feed System," by P.D. Potter in this issue.
II. Hardware Design Description
The ellipsoid reflector over the S-band feed horn of the
tricone RF feed system is supported by an aluminum truss
assembly attached to the S-band cone. Mechanism will
be provided for retraction of the ellipsoid reflector from
the S-band RF boresight line and allow normal use of
the feed horn with the Tricone Cassegrain System.
The ellipsoid will be formed from 3.2-mm (0.125-in.)-
thick 1100-H14 aluminum sheet. This material was se-
lected because of its availability from stock (large width
requirement) and its high electrical conductivity, which
should minimize the RF surface current losses and the
resulting heating effects on the ellipsoid's shape. A special
drop hammering process will form the dish-like shape.
With the use of an egg-crate type of male form, to be
described in detail in a later article, the ellipsoid shape
may be qualified continuously during the shaping process.
To provide for thermal expansion of the ellipsoid re-
flector, it will be mounted from the truss structure by a
flexture-type of tangential shear supporting means. The
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flextures consist of 1.7-mm (0.06-in.)-thick aluminum
sheets fastened to the nonagon-shaped mounting face of
the supporting truss structure. By attaching these sheets
to the ellipsoid sheet with clips at short intervals, the
ellipsoid is effectively supported by a round-like tube of
approximately 1.7-m (64-in.) diameter. The nonagonal
shape of the tube provides for both the thermal expansion
of the ellipsoid by the bending action of the flextures and
its rigid support from the nonagonal truss face by the
flectures' tangential shear stiffness.
Figure 1 shows the nonagonal-faced truss being fabri-
cated on a fixture plate. A close-up is shown in Fig. 2
with a round fixture spacer in place.
The combination S-band flat reflector and X-band
dichronic plate assembly will be 1.58 m (62 in.) in diam-
eter and supported from the X-band cone. The assembly
will also be retractable by a mechanism under remote
control. This movement provides for use of the other
experimental feed horns on the X-band cone in the
normal Cassegrainian system.
The 1.58-m (62-in.)-diameter flat will be a welded
fabricated assembly of aluminum plates forming a boxed
structure with an opening covered by the dichroic plate.
III . Future Work
The retraction mechanisms for both reflectors will be
described in a future article. Means to control the heat
distortions of the dichroic plate when it is reflecting the
450-kW S-band RF will also be discussed later.
References
1. Katow, M., "S- and X-Band RF Feed System," in The Deep Space Network
Progress Report, Technical Report 32-1526, Vol. VI, pp. 139-141. Jet Propulsion
Laboratory, Pasadena, Calif., Dec. 15, 1971.
2. Potter, P. D., "S- and X-Band RF Feed System," in The Deep Space Network
Progress Report, Technical Report 32-1526, Vol. VIII, pp. 53-60. Jet Propul-
sion Laboratory, Pasadena, Calif., Apr. 15, 1972.
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Fig. 1. Ellipsoid support truss
Fig. 2. Ellipsoid support truss close-up
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Firmware Control of Block IV Ranging Demodulator Assembly
R. C. Coffin
R. F. Systems Development Section
The Mark III Data System Development Plan is encouraging engineers design-
ing equipment for use in the Deep Space Network to utilize computer control
and monitoring. It is becoming apparent that the difficulty of development and
cost of software are prohibitive. A concept called firmware is proposed. Firmware
is a design concept which directs the engineer to employ special-purpose digital
and/or analog circuitry whenever possible to reduce software or interface require-
ments. The Ranging Demodulator Assembly (RDA) is being developed under
the firmware concept. By employing firmware, the RDA interface and software
requirements have been kept to a minimum. The phase calibration of the RDA
is achieved with a single switch or one-line command from the computer. Mon-
itoring is handled by the firmware which supplies one line to the computer indi-
cating the operability of the RDA.
I. Introduction
The Mark III Data System Development Plan (DSDP)
is encouraging engineers designing equipment for use in
the Deep Space Network to utilize computer control and
monitoring. It is tempting for the circuit designers to
design and build equipment as in the past and simply
use the computer as a substitute for man. This approach
requires the computer to be programmed to perform
those operations, both open loop and closed loop, that
have been performed manually in the past. It is becom-
ing apparent, however, that the difficulty of development
and cost of software are perhaps prohibitive. The Com-
mand System, for example, was designed to operate with
a symbol rate of one kilobit per second. This machine
was built with the idea in mind that the computer would
monitor and control all possible functions, and it was
subsequently found that under computer operation the
symbol rate was reduced to a maximum of 1.6 bits per
second. The limitations were due to the number of oper-
ations imposed upon the computer to perform in real
time. Our observations lead us to two conclusions con-
cerning computer-controlled hardware:
(1) Computer-controlled hardware should be designed
and built to minimize the number of functions to
be controlled and monitored by the machine.
(2) Software to control computer-controlled hardware
should be kept to a minimum by judicious design
of the hardware to be controlled.
The Block IV Ranging Demodulator Assembly (RDA) is
being designed based on these two conclusions.
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II. Firmware
Firmware as used here is a system design concept
directed toward optimizing the interface between a com-
puter and the hardware it controls. The firmware concept
is to employ special-purpose digital and/or analog cir-
cuitry whenever possible to reduce software or interface
requirements. The circuitry is developed from a flow
chart which describes the operations and sequence to be
performed. We are employing firmware in both control
and monitor applications.
The expense of developing software is reduced by
performing repetitive operations with firmware. Software
development cost is therefore reduced by the elimination
of control and monitor subroutines. Additionally, costs
are reduced because the engineer most familiar with the
hardware to be controlled is the one developing the con-
trol and monitor circuitry.
The use of firmware will save significant time in the,
real-time operations of the computer since the computer
will not have to perform closed-loop operations but will
only be required to signal to the firmware to do its
special-purpose job. The firmware will flag the computer
at the completion of its task. The ensuing time can be
utilized by the computer to perform jobs with other
pieces of hardware or computational tasks. Computer
time will also be economized since the machine will not
have to observe a large number of monitor points but
will simply monitor a few firmware outputs to determine
the total health and operability of the hardware.
There are also advantages due to firmware accruing
to manual control. Since the firmware can be used by
the controlling computer to perform simple repetitive
tasks, it will likewise be available to the man operating
the machine or checking out the machine when the
computer is not in control. Hence, phase calibration of
an RDA will be achieved by the operator depressing a
single pushbutton. Another advantage that will''accrue
to manual control through the use of firmware is the uni-
formity of the control of the machine. Jobs performed
by firmware will always be performed in the same
sequence, thereby eliminating any variance due to differ-
ences between operators.
With the use of firmware to perform control and moni-
tor operations, there will be a reduction in the complex-
ity of the interface with the computer. There will be,
for instance, fewer lines, or points, for the computer to
monitor to determine operability. A particular operation
involving a control loop will require only one line from
the computer since the firmware will handle the control
and monitor required to close the loop.
III. Block IV RDA Control Unit
A simplified block diagram of the Ranging Demodu-
lator Assembly is shown in Fig. 1. The firmware may
be conveniently divided between that firmware applied
to monitor and that firmware applied to control. One
example of each of these .two categories of firmware is
discussed below beginning with monitor firmware.
A. Monitor Firmware
The monitor firmware approach is to compare the con-
trol input with the state of the controlled device. If the
result disagrees with the control input, an alarm is initi-
ated. This technique is applied wherever possible in a
module, and the results are logically combined into one
alarm. In the RDA this approach is used to monitor the
reference phase shifters and also the input attenuator.
Housed within the IF and phase switch module in the
RDA is an eight-bit digital attenuator. This attenuator
is comprised of eight switched T-pad attenuators under
control of a binary weighted word. Shown in Fig. 2 is the
attenuator confirmation firmware flow chart. The firm-
ware compares the state of the command line with the
condition of the relay and signals an alarm if the two are
different. This is repeated for each of the eight attenuator
steps. The alarm indicators are then combined into a
single line that controls the confirmation lamp on the
front panel of the control unit and will also be available
to the computer as a monitor of the operational capabil-
ity of the input attenuator of the RDA.
B. Phase Calibrate Firmware
The 10-MHz signal in the Ranging Demodulator As-
sembly is coherently detected in the bandpass amplifier
and coherent amplitude detector (CAD) module. Phase
calibration is achieved when the reference is aligned
with the ranging modulation which is equivalent to being
orthogonal to the carrier. Figure 3 is a simplified diagram
of the coherent amplitude detector and the phase cali-
brate hardware of the RDA. The scheme employed by
the firmware phase control, in very general terms, is to
step the control voltage to the linear analog phase shifter
by one least-significant bit (LSB) and then, after a suit-
able delay, to take account of the lowpass delay charac-
teristic of the dc amplifier, to initiate an analog-to-digital
(A/D) conversion and observe the most-significant bit
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(MSB). When an occurrence of sign change occurs (MSB
changes state), the direction of steps into the digital-to-
analog converter (D/A) is reversed, and the next step
to the linear analog phase shifter will be in the opposite
direction. Therefore, if one were to observe the analog
control voltage to the phase shifter during a phase cali-
brate cycle, one would observe that the voltage ramps
upward (in LSB steps) until the analog output of the
coherent amplitude detector/lowpass amplifier reaches
zero, at which time the control voltage would oscillate
up and down in increments of one least-significant bit
of the D/A converter. The output of the D/A converters
will step for approximately 46 seconds (256 counts), which
is guaranteed to be adequate to ramp the phase shifters
to a null.
The phase calibrate firmware may be examined in more
detail by studying Fig. 4, phase calibrate firmware flow
chart, and Fig. 5, phase calibrate firmware (which is
offered as an aid in understanding the flow chart). A
phase calibrate operation may be initiated by either an
operator or the computer. Given a request for a phase
calibrate cycle from either of these two sources, a start
pulse is generated. Without reference to the order in
which they occur, the following operations are performed
by the start pulse:
(1) The Channel 1 and Channel 0 up/down counter
indicated by the position of the SOURCE selector
switch (RCV 1, RCV 2, PHASE) on the front panel
of the RDA control unit is set to one quarter of its
full-scale value. This aspect of the initialization is
done in order to guarantee that the final value of
the phase angle will not be at one end of the linear
region of the phase shifter.
(2) The initial sign (IS) one-shot is enabled.
(3) The clock counter (CC) is cleared. The clearing
operation generates the PHASING signal.
The PHASING signal generated in paragraph (3), above,
performs a sequence of initializing operations which are
enumerated below:
(1) Release the up/down counter gates selected by the
SOURCE selector switch so that the control voltage
can begin to ramp toward its final value.
(2) Light the PHASE CALIBRATE lamp.
(3) Enable the delay counter (DC) which will be used
to delay the up/down count long enough for the
MSB/MSB of the A/D converter to reach its final
value each cycle.
(4) Start the clock.
The clock pulse performs two operations. It increments
the clock counter and initiates an A/D converter start
pulse (ADC ST). The ADC ST pulse sets the delay
counter to its starting value and also initiates a conver-
sion by both the Channel 0 and Channel 1 A/D con-
verters. If the last increment of the clock counter pushed
its sum to final value, then the clock will be halted and
the PHASING signal will be inhibited. Since the PHAS-
ING signal is used as a gating signal to the up/down
counters, the up/down counters will be halted at their
present values.
Several cycles of the Channel 0 A/D clock output are
counted by the delay counter to generate a delayed clock
pulse. In general, the delayed clock pulse is used to
increment or decrement the appropriate up/down coun-
ters based upon the state of the current most significant
bit as compared to the initial sign (sign of output at start
of counting). If the initial sign and most significant bit
agree, the counters will be incremented, thereby causing
the circuitry to seek the null closest to the midrange of
the phase shifter. If they disagree, the counter will be
decremented. The state of the initial sign is determined
after a delay of four delayed clock pulses. The four-count
delay is necessary in order to give the lowpass filter in
the output of the CAD time to respond to the initial
setting of the phase shifter.
Time delay between a. clock pulse and an up/down
count is approximately 10 microseconds. Hence there
is about 180 milliseconds between one count and the
next. The above operations are repeated each 180 milli-
seconds for 256 times, which is sufficient to step the D/A
converters through the entire range of the phase shifters.
After the cycle is repeated 256 times the CADs are phased
to within ±3 degrees of optimum and the PHASE CALI-
BRATE indicator is extinguished. The firmware will re-
member (for both channels), the control voltage required
for any SOURCE (RCV 1, RCV 2, PHASE) used during
the calibrate cycle. This feature permits the operator/
computer to phase calibrate, prior to a mission, RCV 1
and RCV 2 in case receivers need to be changed during
the mission. . .
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TURN OFF ATTENUATOR CONFIRMATION LAMP AND FLAG COMPUTER
Fig. 2. Attenuator confirmation firmware flow chart
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"PHASE
CALIBRATE"
Fig. 3. Coherent amplitude detector
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NO
WAIT FOR NEXT
DELAYED
CLOCK PULSE
Fig. 4. Phase calibrate firmware flow chart
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RCV2
RCV 1
-i I r PHASE
Fig. 5. Phase calibrate firmware
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10-W S-Band Amplifier
R. H. Smith
R. F. Systems Development Section
A more powerful S-band amplifier was needed to drive the high-power trans-
mitters of the Deep Space Network. Two types of 10-W solid-state amplifiers with
23-dB gain and operating at 2115 MHz for the DSN 400-kW transmitter and
2388 MHz for the 450-kW R&D transmitter were developed.
I. Introduction
This report covers the development of two S-band
amplifiers for operation with high-power DSN and R&D
transmitters. During the development of the 400-kW
transmitter and the development of the 450-kW R&D
transmitter it was determined that a more powerful
buffer amplifier than the triode amplifier used in the
Block IIIC receiver/receiver exciter chain was needed.
Two S-band 10-W solid-state amplifiers were developed
for this purpose (Fig. 1.) The specifications for these two
amplifiers are listed in Table 1 for the 2115-MHz DSN
amplifier, and Table 2 for the 2388 R&D amplifier.
II. Description
A three-stage Class C amplifier was developed (Fig. 2.)
This Class C amplifier turns on very abruptly at approxi-
mately 50 mW of drive and is completely saturated 2 or
3 mW beyond this point. The first stage consists of a
single transistor with a gain of 12 dB. The second stage
is also a single transistor with a gain of 9 dB. The third
stage consists of two transistors with inputs and outputs
combined by hybrids. A circulator with a load is placed
on the output of the second hybrid. The circulator is used
to maintain a constant 50-n load to the last stage of the
amplifier and to protect it in the event of an open- or
short-circuit load. Normally the amplifier is intended to
operate into a VSWR of 1.2:1.
The two amplifiers are identical with two exceptions.
The first exception is that the circuitry is scaled to appro-
priate frequency for each amplifier. The second exception
is a resistor in the supply circuit used to drop the voltage
to the first and second stages, thereby reducing the gain
of these stages for the 2115-MHz DSN amplifier.
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III. Performance
Fourteen 2115-MHz DSN amplifiers have been evalu-
ated. Six of these have outputs between 11 and 12 W.
Five have outputs between 12 and 13 W. Two have
outputs between 13 and 14 W, and one has an output
in excess of 14 W. Six 2388-MHz R&D amplifiers have
been evaluated. Two amplifiers have an output between
11 and 12 W, and four units have an output in excess of
12 W. A typical frequency response is shown in Fig. 3.
The units have a response that is flat within 0.5 dB from
2070 to 2200 MHz. The requirement is ±1 dB from 2105
to 2125 and ±0.5 dB from 2110 to 2120 MHz. All spur-
ious harmonics up to the fifth are at least 40 dB down
from the fundamental.
IV. Problem Area
During the development of the two amplifiers several
problems were encountered. All of them have been solved
with the exception of one. The first problem encountered
was with the 2388-MHz R&D amplifier. When the first
2388-MHz R&D amplifier was being bench-tested at JPL,
the output of the amplifier dropped to zero. An extensive
investigation showed that the circulator used would
handle only 4 W CW, and that the 10-W output level of
the amplifier had burned out the circulator. A new higher-
power circulator was installed by the manufacturer and
the amplifier was retested. No problems with the circu-
lator have occurred since this change. The first 2115-MHz
DSN amplifier was tested at JPL and installed for evalu-
ation at DSS 13. After several weeks of operation the
output of the amplifier dropped to zero. An investigation
made into the problem showed that the first two stages
were overdriving the third stage. To correct this problem
a resistor was used to drop the supply voltage to the first
and second stages thereby reducing their gain. A second
2115-MHz amplifier was placed on evaluation test at
DSS 13. This amplifier performed properly for about two
weeks at which time the output dropped 3 dB due to a
defective solder connection on one of the two output
transistors. Overdriving the input to the amplifiers above
100 mW may cause the first-stage base emitter junction
to break down. A warning has been issued to all operat-
ing personnel using these amplifiers to be very cautious
in applying drive to the amplifiers.
All the problems encountered have occurred with very
few hours of operation accumulated on each amplifier. A
policy of testing each amplifier on the bench for 14
straight days, running 24 h a day, has eliminated these
early failures.
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Table 1. 2115-MHz amplifier specifications
Output
Input
Supply voltage
Supply current
Frequency response
2105 to 2125 MHz
2110to 2120MHz
Spurious harmonics
(2, 3, 4 and 5 down from fundamental)
Stability
load VSWR
No damage
Temperature operation
10W (+40dBmW) min
50 mW ( + 17dBmW) max
+ 28 ±0.5 Vdc
2 A max
±1 dB
±0.5 dB
-35 dB
Unconditional
1.2:1 max
Any VSWR
10 to 50°C
Table 2. 2388-MHz amplifier specifications
Output
Input
Supply voltage
Supply current
Frequency response
2383 to 2393 MHz
Spurious harmonics
(2, 3, 4 and 5 down from fundamental)
Stability
Load VSWR
No damage
Temperature operation
10W (+40 dBmW) min
50 mW ( + 17dBmW)
28 ±0.5 Vdc
2 A max
±1 dB
-35 dB
Unconditional
1.3:1 max
Any VSWR
10 to50°C
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SOLID STATE
AMPLIFIER
2388 MHZ
Fig. 1. Solid-state 10-W S-band amplifier
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Fig. 2. Solid-state 10-W S-band amplifier with cover removed
2050 2105 2125 2200
FREQUENCY, MHz
2300
Fig. 3. S-Band amplifier output and passband
output versus frequency
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Effects of the Pioneer TO Antenna Polarization and Spacecraft
Rotation as Seen in the Radio Metric Data
A. L. Bermcm
DSN Engineering and Operations Section
The Pioneer 10 antenna polarization and spacecraft rotation introduce a sig-
nature into the radio metric doppler data, which, unless otherwise noted, might
be confused with a degradation of the tracking system. This signature, especially
in regard to effects as seen in doppler residuals and doppler noise, is here analyzed
in detail.
I. Introduction
Certain unusual effects are introduced into the Pio-
neer 10 radio metric data due to the fact that the space-
craft antenna is circularly polarized and that the spacecraft
itself is rotating, combined with the fact that the spin
axis of the spacecraft is aligned at various angles with
the Earth/spacecraft line of sight.
The Network Analysis Team/Tracking Group (NAT
TRK) is charged with continuously monitoring the Pio-
neer 10 radio metric data in order to assess the perfor-
mance of the tracking system. It was therefore necessary
for the Network Operations Analysis Tracking Group to
analyze the polarization and rotation effects so that the
spacecraft effects can be separated from possible system
contributions. Briefly, the antenna polarization adds a
bias to the radio metric data, while the spacecraft rota-
tion adds a sinusoidal "ripple" to the data, which, of
course, increases the data noise. These two effects are
now examined in detail.
II. Pioneer 10 Antenna Polarization Effects
The antenna on Pioneer 10 is both rotating and right-
hand circularly polarized. In this case, the received sig-
nal can be thought of as a rotating vector with the fre-
quency being equal to the number of rotations of this
vector per unit time. For each complete rotation of the
antenna, the number of counts lost from the frequency
in two- or three-way is:
2 +
19
221
This is due to one count being lost when the signal is
received, and 240/221 of a count being lost after the
spacecraft multiplies the signal by 240/221 and trans-
mits it:
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Total
240 _ 221 19
I Ari'V J. ( ~rt, ' ~T~221
= 2 +
221 ' 221
19
221
For one way, the number of counts lost from the fre-
quency for each complete rotation is 1.
Since the antenna rotation rate is approximately 4.85
rev/min, the number of counts in the data over 1 min
will be
2,3 way
1 way-4.85
and the equivalent biases to be observed in the data
will be
-4.85 (2 + 22i)/60 = -°-168616 Hz for 2>3 way
and
-4.85/60 = -0.08083 Hz for 1 way
III. Pioneer 70 Spacecraft Rotation Effects
The Pioneer 10 spacecraft has three conditions which
cause a sinusoidal "ripple" in the radio metric data (i.e.,
the spacecraft antenna is alternately moving with a small
velocity toward and away from the ground observer).
These three conditions are:
(1) The spacecraft is rotating.
(2) The spacecraft spin axis does not coincide with
the Earth line of sight.
(3) The antenna center point is not on the spacecraft
spin axis.
The antenna geometry is presented in Fig. 1 where
r = 8 in. = 0.2032 m
w = rotation rate (nominally 4.85 rev/min)
<t> MAX = 24 deg
As per the above figure, a ground observer sees a back-
and-forth antenna movement (velocity),of:
V = rta' sin <f> sin ta't
Converting from rev/min to rad/s, we have
ID rev 2?r rad min
min rev 60 s
w rad
so that the velocity is
V = rsi
60 s
|j sin
Since the standard radio metric sample rate is 60 s, we
are most interested in how much effect this sinusoidal
movement will have over a 60-s doppler sample. To do
this, we integrate the velocity over a 60-s interval and
divide by the sample rate:
y+eo
S n t at
We also need to find the particular time y which
causes the integral to be a maximum. To accomplish this,
we require the fpllowing condition:
9 ( 1 fy + 6° (2™) 2™ |
T I R O " I rsin<M~«rrr sin~«?r*"*( =0Oy I DU Jy (^ DU J OU \
Or, since in regard to the integration, the term .
rsin</>
60
is constant, we have
3 /•Y+SO
^~ / si3y Jy
2?ro> ,
sin . tat — 0
ou
As regards differentiation under the integral sign, we
have the general relationship:
If
H(a) = I . F(x,a) dx
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we then have
3tf
a
9F(x,a)
3a
v 9go_
"
a)
 da
Substituting into the above equation, we have
3 +6° 2™
60
f-v + GQ 3 f O_,
I ' ' - ' I ^TTtt
= 1 ldSin-60
3
60
60 3y
=
 sin-g5-(y + 60)-sin-g5-y
= 0
using the trigonometric identity
sin (A + B) = sin A cos B + cos A sin B
we have
ZTT&) ZTTW
Sin y COS 2ir<o + COS —o?J- y Sin ZTTOJ
D\J Ov/
Let
Then, since
cos 7ro) = a
cos2A + sin2A =
we have
2tr<a
COS-^-y _ I / . 2™ V • _-
~ V 1 ~ V i m ~ e 6 ~ V =VI^
and
so that
and
Sin 2ir<o = -\/\. — (COS 2ir<o)2 = VI ~~ °2
xa + I — ^ 1 -«2 - * = 0
x(a - 1) + V(l - =c2) (1 - a2) = 0
x(l - a) = V(l ~ *2) C1 - «2)
x
2(l - a)2 = (1 - x2) (1 - a2)
x
2(l - a) = (1 - x2) (1 + a)
x
2(l-o+ l + a) = l + a
x = ± /i + COS 27TO)
sin- 2ir<a60"
-V1+ COS 27TCO
/ . £«,• \»
Vsm-6CTV =
l+cos2™
60 ^
2ir<a• ( ™ \2 1
1-^COS-^-yj =-
/ 27ra. Y 1
r'-ap; =~
-
 cos
60
To produce a maximum, we require
27TO)
2 60 "
so that the conditions for a maximum become
—arr— -•"
2T<" . I 1 — COS 2ir<a
cos- 60
"^
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We can now solve for the maximum velocity in a 60-s
sample:
2 2
60
>\ f) Jy
60
r sin <* F 2ir<o ~\y
= —so-L008^-*!
_ r sin <£ f
=
 60~|_
27TO) . „„. 27r<D
cos -W(y + 60)- cos -^
Using the trigonometric identity
cos (A + B) = cos A cos B — sin A sin B
we have
_ r sin </> I"
=
 60~"L
COS „» y COS 27TU)
y sin 2iro) — cos •
and substituting the conditions for a maximum into the
above equations, we have
1 fy+T,7U, ^ rsin^, /I-cos 2™
-=- / V(t) dt~ -^-1 .. / ^ cos 2™
•* Jy
+ COS 27T(0
60
sin 2 /I — COS 27TG)
'~\ 2 J
Using <a = 4.85 we have
cos 2™ = 0.58779
sin 2™= -0.80902
— COS 2TTW
= 0.45399
+ cos:
= 0.89101
Therefore
d t=- {(0.45399) (0.58779),
+ (0.89101) (-0.80902) - 0.45399}
rsin<£
60
60
{0.26685 - 0.72084 - 0.45399}
{ -0.90798}
60 {0.90798}
We wish to know the period of this sinusoidal "ripple"
in the data. Since we are sampling at 60 s and the fre-
quency is 4.85 rev/min, the new period will be
60s
5.00 - 4.85 = 400s
= 6.67 min
We therefore expect to see in the data a sine wave of
amplitude
{0.90798}
and of period
400s
We would now like to verify this in the actual pseudo-
residual output. On March 13, 1972, the Earth line of
sight/spin axis angle was approximately 24° and r = 8 in.
= 0.2032 m.
This would givfe us an amplitude of
morw™(0.90798)
= 0.0012507 m/s
and using 15.28 Hz/m/s, we have
= 0.019111 Hz
Figure 2 consists of pseudo-residual two-way doppler
residuals from DSS 11 on March 13, through which an
arbitrary sine wave of amplitude 0.020 Hz and of period
400 s has been fit. As can be seen, the data is in good
agreement with the modeled effect. With a sine wave of
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this magnitude, one would expect a doppler noise figure
of approximately 0.012 Hz, and this is quite close to -the
average noise value of 0.011 Hz observed in the two-way
doppler data during the period when the Earth line of
sight/spin axis was 24 deg and the doppler sample rate
was 60 s.
For 1-s doppler samples, a sinusoid with the full am-
plitude V
= (0.2032) (0.4067) (0.5079)
= 0.04197 m/s
= 0.64130 Hz
should be visible in the data. On March 11, DSS 51 took
2-way, 1-s sample doppler data. These data showed a
sinusoid of period 12.364 s and of amplitude 0.55 Hz. The
small discrepancy between the calculated amplitude and
the observed amplitude in the 1-s data is not explainable
at this time.
IV. Conclusion
In summary, the Pioneer 10 antenna polarization and
rotation introduces a bias of —0.168616 Hz into the two-
way doppler data. This is quite small and in general is
masked by the fact that the predicts usually have an
absolute error of greater than 0.1 Hz at any given time.
The Pioneer 10 rotation also causes a sinusoid of period
400 s and of amplitude
— COS Zirta
COS 2-n-ta
+ COS 2?™ /1 — COS 2ira
- sin 2n-a> —
;]2 """«•" -y 2
to be introduced into the 60-s data. During the time when
$ = 24 deg
u> = 4.85 rev/min
r = 0.2032 m
the expected amplitude was 0.01911 Hz, and both the
calculated period and amplitude agree very well with
the observed data as seen in Fig. 2. This also produces
an expected noise in the two-way 60-s sample doppler
data of approximately 0.012 Hz, which closely agrees
with the noise actually observed in the data.
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Fig. 1. Antenna geometry
14:24 14:28 14:32
TIME, GMT
14:36 14:40
Fig. 2. Pioneer 70 two-way doppler versus time
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Carrier Power Estimation Accuracy
J. Lesh
DSIF Operations Section
In this article estimation theoretic techniques are used to derive expressions
for the accuracy of the digital instrumentation subsystem (DIS) and telemetry
and command processor (TCP) computer methods of carrier power estimation.
Upon evaluation of these expressions it is found that the TCP method is presently
far more accurate than the DIS method. A procedure by which the DIS accuracy
can be greatly improved is also presented.
I. Introduction
At present there are two automated methods for esti-
mating the incoming carrier signal power at the DSIF
receivers. Both of these methods involve evaluation of
polynomial expressions of the receiver automatic gain
control (AGC) voltage. The coefficients of these poly-
nomials are determined during a pre-track calibration
period by applying least squares curve fitting techniques
to a set of carrier power versus AGC voltage data pairs.
The two estimation methods differ only in the number
of calibration data pairs supplied, the range over which
calibration data pairs are obtained, the degree of curve
fitting attempted and the sampling scheme used to mea-
sure the AGC voltage during actual operation.
The first of these methods resides in the DIS monitor
computer. Calibration of this method involves establish-
ing ten signal power levels covering the full dynamic
range of the receiver. For each of these levels the DIS
computer samples the resulting receiver AGC voltage,
takes 1000 samples within a one-second period and forms
a sample mean. The least squares fitting algorithm oper-
ates on the resulting ten pairs of data to determine either
a third-order or second-order fitted polynomial. During
operation the AGC voltage is sampled at a sampling
interval of 1.0 seconds and a mean is computed after five
samples. The calibration polynomial is then evaluated
using this mean to produce an estimate of the received
carrier power.
The second method utilizes the TCP computer in es-
sentially the same way as the DIS computer is used in
the above method. Calibration in this case consists of
establishing three power level-AGC voltage pairs cover-
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ing an 8-dB range which is centered around the expected
power level for the pass. These three pairs of data are
then approximated by a first order least squares poly-
nomial. During operation the AGC voltage is also sam-
pled using a 1.0-second sampling interval. In this case,
however, each AGC voltage sample is used to produce a
signal power estimate.
To study the errors associated with these methods we
shall first consider the errors resulting from the calibra-
tion (i.e., curve fitting) process. At first this may appear
to be a classical problem of parameter estimation well
documented in the literature. For example, if we define
the parameter p to be-a vector whose components are
the ideal polynomial coefficients, the matrix H to be the
transformation taking p; into the noise-free observables
(calibration power levels), and the vector n to be the
vector of observation noise then it is a well-known result
(see, for example, Ref. 1) that the minimum variance
estimate of p and the resulting mean square error are
functions of the matrix H and the covariance matrix of
the noise vector n. However, in our problem there are
three deviations from the classical model. These are:
(1) The dimension of the ideal parameter is unknown.
(2) The dimension of the estimated parameter will be
less than (or at most equal to) the ideal parameter.
(3) Over the set of observations the noise variance
may vary over several orders of magnitude, yet the
curve fitting algorithms in the DIS and TCP assume
equal uncertainty in these observations.
The only deviation which causes any significant diffi-
culty is the first. Consequently, the dimension of the ideal
parameter will be approximated using as much insight as
possible.
After evaluating the calibration errors the operational
errors will be considered and the total estimation accu-
racies computed. In doing this we will find that the TCP
method of estimation is more accurate than the DIS
method, provided the received power level is within the
range of the TCP calibration. Techniques by which the
accuracy of the DIS method can be improved will also
be presented.
II. Calibration Accuracy
A. Determination of the Noise-Free Model
In order to begin the analysis, we need some model
for the ideal (noise free) carrier power versus AGC
voltage curve. To determine this model, extensive data
were taken at each of the six Deep Space Stations. Using
the station operating noise temperature, the variance of
each AGC voltage was computed. These data, consisting
of from 17 data pairs (for DSS 14) to 40 data pairs (for
DSS 12), were then exercised by a curve fit subroutine
available in the Univac 1108. This subroutine (Ref. 2)
examines polynomials of degree less than or equal to
some specified maximum (NMAX) which minimize the
weighted mean square error, where the weighting is per-
formed in accordance with the user's a priori estimate of
the observation errors. The coefficients of the highest
degree polynomial which produces a significant decrease
in this weighted mean square error are then outputted
from the subroutine. Note that the degree of this poly-
nomial will not necessarily be NMAX since the remain-
ing higher order polynomials may produce only an in-
significant decrease in the mean square error.
The above program was executed for each set of data
and for NMAX = 2,3,4, • • - , 10. The following observa-
tions were made on the results:
(1) In all cases a sizable reduction in the mean square
error occurred when NMAX (and subsequently the
degree of the fitted polynomial) was allowed to
increase to three.
(2) In all cases where NMAX exceeded three, the sub-
routine either retained the third-order polynomial
or fitted higher order polynomials with only a slight
decrease in the mean square error.
Based on these observations we can model the ideal
signal power y given the AGC voltage (x) by
y = Oo + diX + azx2 + a3x3 (1)
where aty i = 0, 1, 2, 3 are the coefficients of the third-
order polynomial determined by the subroutine and will
be different for each receiver (data set).
B. Derivation of the Mean Square Estimation Error
Using this noise-free model we can now derive the
expressions for the mean-square estimation error for each
of the curve-fitting algorithms.
1. Third-order curve fitting. For a specific value of
AGC voltage x let the corresponding power level be
given by Eq. (1) and let the estimated power level be
given by
y = ba b3x3 (2)
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Then, the mean-square error conditioned on a value of
x is given by
-$)'/*} =
£{(a0 - foo)2} + 2E{(a0 - bfl)(fli - 61)}*
[2E{(a0 - b0)(a2 - b2)} + E((a, - &J'}]**
2[E{(fll - bj(a2 - b2)} + E((a0 - b0)(a3 - b3)}]x*
[2E{(fll - 60(0. - b3)} + E{(a2 - fo2)2}]x*
2E{(a2 - Z>2)(a3 - 6.)}*" + E{(fl3 - &,)*}*• (3)
Now, if we define the ideal coefficient vector a and the
estimated coefficient vector b by
If we define the vectors
a =
00
a2
.03 .
b =
b0
b2
.*>*.
(4)
and consider the coefficient estimation error covariance
matrix
G = £{(a - b)(a - b)r} = [gi,]; i,j = 1,2,3,4 (5)
then Eq. (3) can be more compactly expressed as
E{(y - $?/x} = gu + 2g12x + [2g13 + g22]x2
+ 2[g23 + g14]x3 + [2g24 + g,,]««
+ 2g34x5 + g44x* (6)
This sixth-order polynomial yields the desired mean-
square error for a specific value of AGC voltage once we
have determined the matrix G.
2. Second-order curve fitting. For a given value of x
the ideal power level is again given by Eq. (1). However,
we now estimate this power level by
y = b'0 + b(x + b'2x2
The conditional mean-square error is then given by
E{(y - y)2/*}
+ [2E{(a0 - b'0)(a2 - V,)}
+ 2[a3E{a0 - fcj} + E{(a± - 6J)(a2 - b'2)}]x3
+ [2a3E{ai - b(} + E{(a2 - b'2)2}]cc4
+2a3E{a2 - b'2}x5 + a^x6 (7)
a' = and b' = (8)
and consider the coefficient estimation error cdvariance
matrix
H = E{(a'-b')(a'-bT}=[M; f,/ = 1,2,3 (9)
then the mean-square error polynomial becomes
+ 2[a0a3 - a5E{b'0} + h23]x3 (10)
+ [2a1;a3 - 2asE{b{} + h33]x^
+ 2a3[a2-E{Z/2}]x5 + a2*6
Note that this time we must not only compute the co-
variance matrix of the coefficient estimation error but
also the mean of the estimated coefficients as well.
3. First-order curve fitting. Defining the power level
estimate as y = b" + b"x and repeating the above steps
we have that
E((y - yY/x] = fu + 2/12x + [2a0a2 - 2a2E{b'0'} + f22]x>
+ 2[a0a3 -
2a2a3x5 + az3 (11)
where fa, ij = 1,2 are the elements of the coefficient
estimation error covariance matrix
F = E{(a" - b")(a" - b")7} = [/„] (12)
and the vectors a" and b" are defined by
C. Derivation of the Mean and Error Covariance of
the Estimated Coefficients
To evaluate the statistical properties of the estimated
coefficient vectors we must determine the effects of the
calibration data errors on the curve fitting routines. Let us
consider a set of established power levels y,, i = 1,2, • • •, n.
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For each y4 there corresponds some ideal AGC voltage
y?i such that
However, when yt is established during the calibration
phase, the computer (DIS or TCP) measures the AGC
voltage act = xl + A» where it is assumed that A< is a zero
mean gaussian random variable with E(A f ) = a\. Further-
more, we assume E{AjA,-} =0 for t^/. In order to
consider the calibration error problem as a parameter
estimation problem we need to translate the error in the
AGC voltage into an equivalent error in the carrier power
level. Therefore, let us consider some ideal carrier power
i/oi which corresponds to the measured value of AGC
voltage; that is
2/oi =a a + a^Xi + a2xr + a3x]
Substituting 3C4 = xl + A»
yoi = t/i + [ai + 2a24 + 3a3(x'i)2]
X Ai + (o2 + 3a34)A? + c3A|
Substituting again for *i and solving for t/i yields
X (o2 (14)
Thus, the power level supplied to the computer can be
considered as consisting of an ideal power level t/oi plus
an error term where both depend on the known (sampled)
value of the AGC voltage.
When all of the data have been entered into the com-
puter the curve fitting program first places the AGC
voltage values in a matrix of the form (Ref. 3)
X =
1 X2 X2,
1 *. xl
(15)
where the number of rows equals the number of data
pairs entered and the number of columns m is one larger
than the degree of polynomial to be fitted. The program
also arranges the signal power levels in a vector of the
form
Y = (16)
The coefficients of the fitted polynomial are then deter-
mined by the expression
(17)
where b is the estimated coefficient vector
and hi are the fitted coefficients of x\ We can now con-
sider the statistics of b for the three curve fitting algo-
rithms. For notational simplicity, it is assumed that the
X matrix has been restricted to the proper dimension for
the degree of polynomial to be estimated (i.e., the num-
ber of columns is one larger than the degree of the fitted
curve).
1. Third-order curve fitting. For the third-order al-
gorithm we only need to compute the covariance matrix
of the coefficient estimation error G. From Eqs. (14) and
(16) we see immediately that the vector Y can be ex-
pressed as
where
Y = Y0 - a
l/oi
?/02
.Von.
and the error vector a is given by
(18)
(19)
a =
'(at j)A! - (a2 + 3a3*i)A
)A2 - (a? + 3o3cc2)A
2a2xn
(20)
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Now, if we use the definitions of a and b given in Eq.
(4) and note that
Y0 = Xa (21)
then Eq. (17) becomes
b = a - (X'XJ^X'a (22)
and the covariance matrix is given by
G = £{(a - b) (a - b)T} = (XJ1X)-1XTE{aar}X(XTX)-1
(23)
Now consider the components of the matrix E{ocar}.
From Eq. (20) if we let IH be the ith component of a
then we have for i
where the vector x3 is given by
E{aiaj} = (a, + 3a3*i) (a* + 3o3x,-) <r? a* (24)
and for i = j
2(d
(25)
Or, by defining the matrix C = [C,;-]; i,j = 1,2,- ••, n
where
Cij = E{aiO,-}
then the final form of the covariance matrix is
G = (KTX)-1XT CX(XTX)-1 (26)
2. Second-order curve fitting. To evaluate the errors
associated with the second-order algorithm we must
compute the mean of the estimated coefficient vector as
well as the error covariance matrix. We still have the
relationship
Y = Y O - O
However, due to the decreased dimension of the X
matrix, Eq. (21) is no longer valid. We can nevertheless
use the definitions given in Eq. (8) and show that
(28)
Making this substitution Eq. (17) becomes
b' = a' + (X^X^X*1 (o3x3 - a) (29)
From this equation we see that the expected value of
b'is
- E{a}) (30)
(31)
E{b'} = a' -
or by defining
a
'i = a&l + (fl2
then
71
=
 ai + LI Ui+i,
(32)
where C7»j is the (t,/)th element of the matrix
For the error covariance matrix we have from Eq. (9)
H = E{(a' - b')(a' - b')r)
X* E{(a3x3 - a)(a3x3 - a)r}X(XrX)-1
Y = Xa' + a3x3 - a (27)
(33)
Considering the components of this expectation we have
E{(asxl — (Xi)(a3x3 — a;-)}
(34)
Using Eq. (24) we see that for f^=/'
E{(a3xl - cn}(a3x] - a,}}
} (35)
a^x] (a2
(o2 + 3
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and with the aid of Eq. (25) we have for i = /
E{(asxf - atf]
= ajxf + [2a3x? (a, + 3a3Xi) + (a± + 2fl2x4 + 3a3x?)] a?
+ 3[(a, + 3a3Ki)2 + 2a3(a1 + 2a2x4 + 3a3x?)] (a?)2
+ 15«32(<r2)3 (36)
As in the previous case we will define a matrix
<?=[€'„]; i,j = l,2,---,n
where
so that the error covariance matrix can be more com-
pactly given by
(37)H = (XrX)-!Xr C'X(XSPX)-1
3. First-order curve fitting. The procedure for the first
order algorithm is essentially the same as the second
order case above. That is, we use the definitions of a"
and b" in Eq. (13), recognize that
Y0 = X a" + Osx2 + o3x8 - a (38)
and use Eq. (17) to obtain
b" = a" + (X^^X7 (a2x2 + c3x3 - a)
where
"x-A
x-
(39)
The expected value of b" is
E{b"> = a" + (X'X^X* (a2x2 + a3x3 - E{a})
or in terms of its components
(40)
(41)
where U t t j is the (t,/)th component of (X^X^X*1 and
a? = o2x2 + a&l + (a, + 3a3xs) o-| (42)
Likewise, the covariance matrix F is given by
F = (X^X^X7 E{(o2x2 + a3x3 - o)
X (a2x2 + a3x3 - a)^}X(XrX)-1 (43)
where we have for i ^ t= /'
a3x
3
. - a,-)}
= x
2
x
2
. [a2 + a\ XiXj + a2a3(Xi + x,-)]
+ (azx] + o,*J)(fl,i + 3o^5,) or?
+ (a2x24 + a3x3i)(a2 + 3a3x,-) a]
+ (a2 + 3a3Xi)(a2 + 3o3x3-) v\<r] (44)
and for i = /
E{(a2x? + a3x3 - tt
= (a2 + a3Xi)2x|
+ [2x?(o2 + a3Xi
+ 3[(a2
flj + 2o2x4 + 3a3x?)] <rf
3a3*?)] (cr?)2
(45)
Using a more compact notation
H = (XT^X* C"X(XTX)-1
where
(46)
and
E{(a2x? a3x3. - a,-)}
(47)
D. Calculations
A computer program was written to evaluate the co-
efficients of Eqs. (6), (10) and (11) using the appropriate
covariance matrices (Eqs. 26, 37 and 46) and coefficient
mean expressions (Eqs. 32 and 41). To determine the DIS
computer calibration errors, calibration data sets for each
of six Deep Space Stations were compiled. Each data set
consisted of ten uniformly spaced values of AGC voltage
covering the full dynamic range of the associated receiver
as well as the variance for each value of voltage. For the
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sake of definition the "full dynamic range" was defined
as AGC voltages corresponding to signal power levels
from —110 dBmW to 4 dB above threshold. The result-
ing sixth-order polynomials in x (AGC voltage) were then
plotted for AGC voltages in the range from 0 to — 8.0 V.
Figure 1 shows these results where the number asso-
ciated with each curve indicates the degree of the curve-
fitting algorithm. Similar plots were obtained for each of
the other data sets.
To better understand the behavior of the DIS calibra-
tion errors, the above quantities were recomputed using
semi-full and restricted range calibration data sets. The
semi-full range consisted of ten uniformly spaced values
covering power levels from —110 dBmW to —160 dBmW.
The restricted range data set consisted of ten uniformly
spaced values covering the power range from —130
dBmW to —150 dBmW. The results are shown in Figs.
2 and 3.
The calibration accuracy expressions (Eqs. 10 and 11
only) were also evaluated for the TCP calibration method.
To accomplish this, data sets of three AGC values cov-
ering an 8-dB signal power range and centered at —144
dBmW were formed. A typical result is shown in Fig. 4.
Figures 1 to 4 may be of interest in showing how the
calibration errors behave but are of limited use in making
quantitative comparisons of calibration techniques. What
is needed is some kind of a figure of merit for each cali-
bration technique. The most logical quantity is to con-
sider the integral mean square error defined by
I = E{(y - $)«/*} dx (48)
xu and TV are normally taken to be the extreme values of
AGC voltage associated with the calibration data range.
This quantity was computed for each of the six stations
and each of the calibration techniques discussed above.
Then an average over the six stations was taken to deter-
mine the figure of merit (actually figure of error) for each
technique. A comparison of these quantities for the DIS
computer is given in Table 1.
Comparison of these quantities for TCP and DIS com-
puters might be somewhat misleading due to the large
differences in calibration ranges. Consequently, Eq. (48)
was reevaluated for the DIS using values of xu and x^
which correspond to the calibration limits of the TCP.
The results are given in Tables 2, 3 and 4.
We see from Table 1 that the present method of DIS
calibration is quite inaccurate and in fact produces a
calibration error standard deviation in excess of 0.3 dB.
Comparing the DIS and TCP in Table 2 we find that the
DIS has a calibration error more than two orders of
magnitude larger than the TCP. Also from Tables 1 and 2
we see that the DIS error can be significantly reduced
by using the third order algorithm in the DIS.
The DIS' error can be further reduced by restricting
its calibration range. From Table 3 it is evident that the
DIS and TCP have equivalent calibration errors when
the DIS uses the third order method and the semi-full
calibration range. By further restriction of the DIS range
we see from Table 4 that the DIS actually becomes more
accurate.
III. Total Carrier Power Estimation Accuracy
The total estimation mean square error will be the
sum of the calibration and the operational mean square
errors. The operational errors include the effects of AGC
variation (from receiver front end noise), operational
AGC sampling and A/D converter quantization. Evalua-
tion of the operational errors results in the curves shown
in Fig. 5 (for the DIS) and Fig. 6 (for the TCP).
Also shown in Figs. 5 and 6 are certain calibration
errors. In Fig. 5, we see that for the present method of
calibration, the DIS estimation accuracy is completely
dominated by the calibration accuracy and is much more
inaccurate than the TCP method of carrier power esti-
mation. Furthermore, the accuracy of the DIS can be
significantly improved by using the techniques described
above. For example, by using the semi-full calibration
range and the third-order algorithm, the standard devia-
tion of the DIS estimation error will drop from approxi-
mately 0.3 to about 0.01 dB, allowing the TCP and DIS
to have approximately the same accuracies.
IV. Conclusion
In this article the expressions for the mean square
calibration errors of the TCP and DIS computer algo-
rithms used in carrier power estimation were presented
and evaluated. When these results were combined with
the associated operational errors, it was found that for
the present calibration methods the TCP method of esti-
mation is far more accurate than the DIS method. Also, it
was noticed that the accuracy of the DIS method can be
significantly improved by a slight alteration of the DIS
calibration method.
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Table 1. DIS computer mean square calibration error Table 3. Comparison of DIS and TCP computer mean
AGC Degree
Band- of curve
width fit
Narrow
Medium
Wide
• = present
3
2
3
2
3
2
Integral mean
Full
calibration
range
4.67 X 10-3
•9.35 X lO-2
2.24 X 10-2
•1.11 X 10-1
3.13 X 10-2
•1.26 X 10-1
square calibration error, (dB)2
Semi-full
calibration
range
1.78 X 10-4
5.51 X 10-2
8.23 X 10-*
5.59 X 10-2
1.04 X 10~3
5.60 X ID-2
Restricted
calibration
range
2.97 X 10-5
9.47 X 10-*
1.38 X 10-*
. 1.05 X lO-3
1.67 X 10-4
1.08 X 10-3
using the semi-full data range
AGC DIS «*"b">tio» e"or- (dB) 2 TCP calibration
bandwidth NFIT — 3 NFIT — 2 error, (dB)2
Narrow 5.31 X 10~5 9.51 X 10-2 1.66 X 1Q-*
Medium 2.46 X \0^ 9.73 X 1Q-2 1.63 X 10-<*
Wide 3.08 X 10-* 9.73 X 1Q-2 1.62 X 10-*
method of calibration.
Table 2. Comparison of DIS and TCP computer mean
square calibration errors when the DIS is calibrated using
the full data range
Table 4. Comparison of DIS and TCP computer mean
square calibration errors when the DIS is calibrated
using the restricted data range
AGC
bandwidth
Narrow
Medium
Wide
- — present
DIS calibration
NFIT = 3
1.88 X 10-3
4.58 X 10-3
5.82 X 10-3
meinoa or caiioranon
error, (dB)2
NFIT = 2
•6.40 X 10-2
•6.66 X 10-2
•6.75 X ID-2
TCP calibration
error, (dB)2
1.66 X 10-4
1.63 X 10-4
1.62 X 10-*
AGC
bandwidth
Narrow
Medium
Wide
DIS calibration i
NFIT = 3
9.16 X 10-6
4.23 X 10-5
5.28 X 10-5
arror, (dB)2
NFIT = 2
4.98 X 10-*
5.24 X 10-*
5.32 X 10-*
TCP calibration
error, (dB)2
1.66 X 10-*
1.63 X 10-*
1.62 X 10-4
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Fig. 1. DIS mean square calibration error when cali-
brated over full dynamic range for: (1) first-order, (2)
second-order, and ,(3) third-order curve fitting
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Fig. 3. DIS mean square calibration error when cali-
brated over restricted range for: (1) first-order, (2) second-
order and (3) third-order curve fitting
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Fig. 2. DIS mean square calibration error when cali-
brated over semi-full dynamic range for: (1) first-order,
(2) second-order, and (3) third-order curve fitting
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Fig. 4. TCP mean square calibration error for: (1) first-
order, and (2) second-order curve fitting
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Fig. 5. Comparison of the DIS calibration and
operational errors
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Overseas 64-m-Diameter Antenna Power
Configuration
J. Dorman
DSIF Engineering Section
The construction of the two new 64-m-diameter antennas located at DSS 63
(Madrid) and DSS 43 (Tidbinbilla) required additional power generating equip-
ment at these sites. As the new sites were in close proximity to the existing DSS 61
(Madrid) and DSS 42 (Tidbinbilla), the new equipment was designed to integrate
with the existing power generating and distribution systems. This integration will
enable the new and existing generators to be combined into a single generating
system and provide total site power for both 64-m and 26-m antenna station require-
ments. Studies are being made to determine the economic and technical advantages
of using commercial power. If proved favorable, the equipment presently being
installed is designed to provide parallel operation of the generating system with
commercially produced power.
The new equipment is equipped with automatic generator starting and stopping
features and power demand sensing monitors. The monitors automatically start,
synchronize, and connect generators to share load demand equally between running
generators as power demand increases. Conversely, if the demand decreases, unnec-
essary generators are removed from the generating system. This article describes
the techniques developed and incorporated in the design of the new generation and
distribution equipment and the proposed future development of the power generat-
ing systems.
I. Introduction II. Existing Power Generation and Distribution
This progress report describes the engineering develop- Systems at DSS 61 (Madrid) and DSS 42
ment of the power generation and distribution systems for lUanBerra)
the 64-m-diameter antennas. Interconnection with exist- At both of the existing sites, power is derived from
ing 26-m-diameter antenna power generation and distribu- diesel engine-driven generators which deliver 480 volts,
tion systems and future commercial power source is also three phase, 60 hertz. Equipment requiring other voltages
described. or frequencies is supplied through transformers or fre-
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quency converters which are powered from the 480-volt
60-hertz main power system. Figure 1 is a simplified single
line diagram of the system. Figure 2 gives a.picture of a
typical engine-generator line-up.
The generating equipment is controlled manually by
operating personnel on a three-shift work schedule. Start-
ing, stopping, synchronizing, and load control of diesel
engine-driven generators for required power loads are
under the control of these personnel.
The generating capacity of the system is adequate for
the power demands imposed, which are relatively small.
Sudden loads imposed by equipment such as air condi-
tioners and relatively large motors could cause transient
voltage and frequency fluctuations outside acceptable
limits for other electronic equipment. This problem has
been solved by providing switching devices which allow
electrical separation of the system into two independent
power subsystems which are entitled "U" bus for utility
loads and "E" bus for more sensitive electronic loads.
Completely separate operation of these subsystems pre-
vents fluctuations of "E" bus voltage or frequency due to
load changes on the "U" bus.
Although the "U" loads can tolerate momentary voltage
and frequency fluctuations to a greater degree than elec-
tronic loads, large motors connected to the "U" power dis-
tribution subsystem are equipped with reduced voltage
starters to prevent sudden application of large power
demands.
Some limited testing at DSS 14, with an adequate num-
ber of generators connected to interconnected "E" and
"U" bus power distribution subsystems, indicates that pres-
ent day electronic equipment may tolerate fluctuations
presently experienced by the "U" bus system. Further
research is being conducted to establish the adequacy of
a single bus power system. The advantages of a single
bus power generation and distribution system in terms of
simplicity of design and operation with accompanying
equipment cost savings are very desirable but need care-
ful evaluation to ensure that the operation of electronic
equipment is not endangered.
III. Requirement for New Generation and
Distribution Systems for 64-m Antennas at
DSS 63 (Madrid) and DSS 43 (Tidbinbilla)
The new 64-m antennas at both sites require an initial
generating capacity of 3000 kilowatts. This power require-
ment led to an economic choice of a higher generated
voltage level of 2400 volts rather than the 480-volt level
presently used by existing 26-m antenna power systems,
and the use of four generators each rated at 750 kilowatts
for each site. Future increase in power requirements will
be met by adding similarly rated generators. Figure 3 is a
single line diagram for a 64-m antenna power system.
A study was made to establish the best performance
capability available from proven, commercially available,
diesel-driven generating equipment and compared with
up-to-date performance requirements • established by the
National Communication System as shown in Fig. 4.
The' required performance for normal operation of the
system with steady, continuous load could easily be met
by commercially produced equipment. The transient volt-
age and frequency fluctuations allowable during applica-
tion or removal of sudden loads required more careful
study. The maximum value of sudden load application or
removal was established at 75% of connected generator
capacity as discussed in Section V of this article. Turbo-
charged diesel engines rely on exhaust gas volume to drive
the turbo-charger and thereby supplement naturally aspi-
rated air to the diesel engine. Sudden application of load
momentarily slows the engine and turbo-charger, which
stifles air supply at the precise moment the engine requires
it to recover normal speed.
To maintain the required frequency performance, a
supplementary combustion air system was fitted to each
engine. This consists of a simple compressed air storage
tank .connected to the engine air inlet manifold through
an electrically controlled valve. The valve opens only
when a sudden load application occurs, and the resulting
improvement in diesel engine recovery is well within per-
formance requirements as indicated in Fig. 4.
As mentioned in Section II of this article, the need for
separate "E" and "U" systems at the 26-m antenna sites
is doubtful and is being studied. The greater generat-
ing capacity and superior periormance GI ti«e generators
equipped with supplementary air systems at the 64-m
antenna sites led to the design of a single operational "O"
system.
The design includes a second bus for the testing of gen-
erators designated "T." The "T" bus will allow generator
testing without interference with normal operation of the
power system, will allow for personnel training and may
be used for future power to the high power transmitter.
If, for some presently unforeseen reason, the single opera-
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tional bus system proves to be unsatisfactory, the system
can be easily converted to the conventional "E" and "U"
two-bus system.
Recently available control components using solid-state
components have been used to improve the performance
and relieve the sometimes tedious manual control of gen-
erator equipment at the 26-m antenna stations. Improved
voltage regulators with automatic kilovar equalizing con-
trols and automatic electronic governor controls with kilo-
watt load equalizing features are in this category and have
proven their usefulness and reliability at these stations.
A new automatic synchronizer with double-check features
and an automatic generator start—stop device based on
demand load have been produced commercially. These
devices have been used in the generator control system
to provide fully automated control of the new 64-m an-
tenna generating systems. After initial settings have been
made, the control operations usually performed by shift
personnel will be automatically performed by the control
devices. During initial operation, to allow familiarization
by personnel and as an insurance against malfunction, the
equipment can be switched to completely conventional
manual control.
IV. Integration of New and Existing Power
Generation and Distribution Systems
The intention is to operate the existing 26-m and 64-m
antenna power generation and distribution systems as a
single integrated power system. This will not preclude the
operation of the systems individually or the preselection
of either automatic or manual control mode. Mode control
is by simple control switch operations.
The integration of the two antenna power systems will
be in two phases. The first phase of the integration will
be accomplished on completion of the initial installation
of the 64-m antenna equipment. Interconnection of the
power systems will be through power switching circuit
breakers when desired. The integrated power system
diagram is shown in Fig. 5. Synchronizing equipment
provided allows connecting generators to generator bus
systems but is not provided across tie circuit breakers
during this phase of the systems integration. This means
that shut down of one of the systems is necessary to make
the tie between the power systems.
During the first phase of integrated operation of the
two power systems, the 26-m antenna power generators
remain-under control of operating personnel. The 64-m
antenna power generators are "slaved" to the 26-m an-
tenna power generation system and will share that por-
tion of load on the total system not being provided by the
26-m antenna generating system. Voltage and frequency
control of the integrated power system will be completely
manual by operating personnel at the 26-m antenna power
generation control console. •
Phase 2 of the power systems integration will be imple-
mented in the near future. It will provide for intercon-
necting the 64-m and 26-m antenna power system with
both systems energized, without momentary shut down of
either system. This will be accomplished by provision of
synchronizing equipment across the interconnecting tie
circuit breaker.
Another feature planned under this phase of the power
systems integration is the addition of equipment to allow
automatic start-stop control, automatic load sharing, and
kilovar sharing to the existing 26-m antenna power genera-
tors. This will completely integrate the 26-m/64-m antenna
power system with fully automatic control capabilities.
V. Integration of Commercial Power With the
Generator Power Systems
The capital expenditure, amortization period, cost per
kilowatt hour, and costs for. maximum power demand for
commercial power are presently being compared with fuel
savings, maintenance and repair cost savings for reduced
operating time and operating personnel costs associated
with the generating plant operation. Comparison will
determine the possible economic advantages of purchas-
ing commercial power at the sites.
If the results of this study indicate that commercial
power should be used, there will be the operational advan-
tages of using this power source as an alternative backup
in case of critical failure of the generating system.
The equipment presently provided will accommodate
an incoming commercial power source, and control de-
vices included will permit operation of the 64-m antenna
generators in parallel with the commercial power source.
In this mode of operation, simple controls will allow a
preset percentage of the total system kilowatt load to be
assumed by the connected generators and the major por-
tion of the system kilowatts to be derived from the com-
mercial power source. Other controls allow setting of
kilovars drawn from the commercial power source. Nor-
mal setting of this control will be to minimize kilovars
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from the commercial source, so that generators will sup-
ply most of the kilovar load demand. It will be noted that
kilowatt and kilovar loads drawn from the commercial
source and the generators source are functionally oppo-
site, the least expensive kilowatts being derived from the
commercial and the least expensive kilovars being derived
from the generators. Kilovar loading of generators has
negligible effect on diesel engine fuel consumption.
For critical mission operation the most reliable opera-
tion of the power system will be with a sufficient number
of generators connected to satisfy the total load of the
system and the commercial power source connected in
parallel with the generators. This mode of operation will
provide 100% power source capability in excess of re-
quirements. The load kilowatts derived from the engine-
generators will be the minimum consistent with stable
governor and clean engine performance, nominally 25? of
generator rating. Total kilovar load of the power system
will be shared equally by the generators.
The commercial source will provide 75% of the power
system kilowatt loading and none of the system kilovars.
Worst case voltage and frequency fluctuations would
occur in case of loss of the utility power source. There
would be no increase in generator kilovar loading but
kilowatt loading on the generator would rise from 25 to
100%. As indicated in Fig. 4, the engine-generators will
maintain voltage and frequency well within specified re-
quirement under these conditions.
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Fig. 1. Single line diagram of 26-m antenna power generation and distribution system
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